soc/amd/picasso/Kconfig: increase FSP_M_SIZE
When using a debug build of the FSP, the FSP-M binary is larger than the memory region we have allocated for it, so increase the size to make the binary of the debug build fit in there. Also adjust the VERSTAGE_ADDR so that it starts right after the the FSP-M memory region. TEST=coreboot builds now successfully when using a debug version of the FSP Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ib64806bcf948d5ed4bcf8e1f50004091f125dc7e Reviewed-on: https://review.coreboot.org/c/coreboot/+/57718 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
This commit is contained in:
parent
6078fe2502
commit
779eeb2fb5
|
@ -177,14 +177,14 @@ config FSP_M_ADDR
|
||||||
|
|
||||||
config FSP_M_SIZE
|
config FSP_M_SIZE
|
||||||
hex
|
hex
|
||||||
default 0x80000
|
default 0xC0000
|
||||||
help
|
help
|
||||||
Sets the size of DRAM allocation for FSP-M in linker script.
|
Sets the size of DRAM allocation for FSP-M in linker script.
|
||||||
|
|
||||||
config VERSTAGE_ADDR
|
config VERSTAGE_ADDR
|
||||||
hex
|
hex
|
||||||
depends on VBOOT_SEPARATE_VERSTAGE
|
depends on VBOOT_SEPARATE_VERSTAGE
|
||||||
default 0x2140000
|
default 0x2180000
|
||||||
help
|
help
|
||||||
Sets the address in DRAM where verstage should be loaded if running
|
Sets the address in DRAM where verstage should be loaded if running
|
||||||
as a separate stage on x86.
|
as a separate stage on x86.
|
||||||
|
|
Loading…
Reference in New Issue