mb/google/brya/var/agah: Update NVVDD VR PGOOD GPP_E3
This pin was originally set as output in error. This should be a input to behave like GPP_E16 on the older variants. BUG=b:239721380 TEST=build Signed-off-by: Tarun Tuli <taruntuli@google.com> Change-Id: Ic0f793ff52adb425ae5378b88d2837bb9e58edd2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/67288 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <inforichland@gmail.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
This commit is contained in:
parent
801f4cd951
commit
7af2b65e67
|
@ -155,7 +155,7 @@ void variant_init(void)
|
||||||
gpu_off_seq[3].pwr_en_gpio = GPP_E10;
|
gpu_off_seq[3].pwr_en_gpio = GPP_E10;
|
||||||
} else {
|
} else {
|
||||||
const struct pad_config board_rev_3_gpios[] = {
|
const struct pad_config board_rev_3_gpios[] = {
|
||||||
PAD_CFG_GPO(GPP_E3, 0, PLTRST),
|
PAD_CFG_GPI(GPP_E3, NONE, PLTRST),
|
||||||
PAD_NC(GPP_E10, NONE),
|
PAD_NC(GPP_E10, NONE),
|
||||||
PAD_NC(GPP_E16, NONE),
|
PAD_NC(GPP_E16, NONE),
|
||||||
PAD_CFG_GPO(GPP_F12, 0, PLTRST),
|
PAD_CFG_GPO(GPP_F12, 0, PLTRST),
|
||||||
|
|
Loading…
Reference in New Issue