GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

mb/prodrive/hermes: Relocate device enable options

Browse source 
Since there aren't any other variants, we can move things between the
devicetree and the overridetree.

Built with BUILD_TIMELESS=1, resulting coreboot.rom does not change.

Change-Id: I54aac67237a3850dbf11f58bd41aba87505214f3
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43927
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Michael Niewöhner
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Felix Singer 2020-07-26 21:33:45 +02:00 committed by Michael Niewöhner
parent 250a7ac1f5
commit 7b7581f120
2 changed files with 6 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/prodrive/hermes/devicetree.cb
View file

@ -25,7 +25,9 @@ chip soc/intel/cannonlake
device pci 14.2 on end # RAM controller
device pci 14.5 off end # SDCard
device pci 16.0 on end # Management Engine Interface 1
device pci 16.0 on # Management Engine Interface 1
register "HeciEnabled" = "1"
end
device pci 16.1 on end # Management Engine Interface 2
device pci 16.4 on end # Management Engine Interface 3
device pci 17.0 on end # SATA

10
src/mainboard/prodrive/hermes/variants/baseboard/overridetree.cb
View file

@ -131,12 +131,6 @@ chip soc/intel/cannonlake
# Enable "Intel Speed Shift Technology"
register "speed_shift_enable" = "1"
# HECI
register "HeciEnabled" = "1"
# Internal GFX
register "InternalGfx" = "1"
# Disable S0ix
register "s0ix_enable" = "0"
@ -171,7 +165,9 @@ chip soc/intel/cannonlake
device domain 0 on
device pci 02.0 on end # Integrated Graphics Device
device pci 02.0 on # Integrated Graphics Device
register "InternalGfx" = "1"
end
chip drivers/intel/wifi
register "wake" = "PME_B0_EN_BIT"
device pci 14.3 on end # CNVi wifi