Move cpus_ready_for_init() to AMD K8

The function is a noop for all but amd/serengeti_cheetah.

Change-Id: I09e2e710aa964c2f31e35fcea4f14856cc1e1dca
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/1184
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
Kyösti Mälkki 2012-07-07 13:42:03 +03:00 committed by Alexandru Gagniuc
parent 9ca1c0af64
commit 7bdf85bfdb
14 changed files with 9 additions and 23 deletions

View File

@ -2,10 +2,6 @@ config SERIAL_CPU_INIT
bool
default y
config WAIT_BEFORE_CPUS_INIT
bool
default n
config UDELAY_IO
bool
default y if !UDELAY_LAPIC && !UDELAY_TSC

View File

@ -502,8 +502,6 @@ void initialize_cpus(struct bus *cpu_bus)
smm_init();
#endif
cpus_ready_for_init();
#if CONFIG_SMP
#if !CONFIG_SERIAL_CPU_INIT
/* start all aps at first, so we can init ECC all together */

View File

@ -9,12 +9,6 @@ struct bus;
void initialize_cpus(struct bus *cpu_bus);
void secondary_cpu_init(void);
#if !CONFIG_WAIT_BEFORE_CPUS_INIT
#define cpus_ready_for_init() do {} while(0)
#else
void cpus_ready_for_init(void);
#endif
#if CONFIG_HAVE_SMI_HANDLER
void smm_init(void);
void smm_lock(void);

View File

@ -15,7 +15,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select HAVE_ACPI_TABLES
select BOARD_ROMSIZE_KB_1024
select RAMINIT_SYSINFO

View File

@ -13,7 +13,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select BOARD_ROMSIZE_KB_512
select QRANK_DIMM_SUPPORT

View File

@ -13,7 +13,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select BOARD_ROMSIZE_KB_512
select QRANK_DIMM_SUPPORT

View File

@ -16,7 +16,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_MP_TABLE
select LIFT_BSP_APIC_ID
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select HAVE_ACPI_TABLES
select BOARD_ROMSIZE_KB_512
select RAMINIT_SYSINFO

View File

@ -13,7 +13,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE
select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select DRIVERS_ATI_RAGEXL
select BOARD_ROMSIZE_KB_512
select RAMINIT_SYSINFO

View File

@ -13,7 +13,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select BOARD_ROMSIZE_KB_512
select RAMINIT_SYSINFO
select QRANK_DIMM_SUPPORT

View File

@ -161,10 +161,6 @@ config MEM_TRAIN_SEQ
int
default 2
config WAIT_BEFORE_CPUS_INIT
bool
default n
config AMD_UCODE_PATCH_FILE
string
default "mc_patch_01000096.h"

View File

@ -15,7 +15,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select HAVE_ACPI_TABLES
select BOARD_ROMSIZE_KB_512
select RAMINIT_SYSINFO

View File

@ -33,6 +33,10 @@ config K8_HT_FREQ_1G_SUPPORT
bool
default n
config WAIT_BEFORE_CPUS_INIT
bool
default n
config MEM_TRAIN_SEQ
int
default 0

View File

@ -14,4 +14,6 @@ void setup_resource_map_offset(const unsigned int *register_values, int max, uns
void fill_mem_ctrl(int controllers, struct mem_controller *ctrl_a, const uint16_t *spd_addr);
#endif
void cpus_ready_for_init(void);
#endif /* AMDK8_H */

View File

@ -1369,6 +1369,9 @@ static u32 cpu_bus_scan(device_t dev, u32 max)
static void cpu_bus_init(device_t dev)
{
#if CONFIG_WAIT_BEFORE_CPUS_INIT
cpus_ready_for_init();
#endif
initialize_cpus(dev->link_list);
}