GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/x4x/raminit_ddr2: Refactor clock configuration slightly 

The result is shorter and (IMHO) more readable code.

Change-Id: Ic51c05d7aa791250d775bd7a640213065d4caba0
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/23710
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Jonathan Neuschäfer 2018-02-12 12:00:40 +01:00 committed by Martin Roth
parent cb304c1d85
commit 7be74dbb38
1 changed files with 14 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
src/northbridge/intel/x4x/raminit_ddr2.c
View File

@ -722,23 +722,20 @@ static void dll_ddr2(struct sysinfo *s)
}
FOR_EACH_POPULATED_CHANNEL(s->dimms, i) {
if (s->selected_timings.mem_clk == MEM_CLOCK_667MHz) {
clkset0(i, &dll_setting_667[CLKSET0]);
clkset1(i, &dll_setting_667[CLKSET1]);
ctrlset0(i, &dll_setting_667[CTRL0]);
ctrlset1(i, &dll_setting_667[CTRL1]);
ctrlset2(i, &dll_setting_667[CTRL2]);
ctrlset3(i, &dll_setting_667[CTRL3]);
cmdset(i, &dll_setting_667[CMD]);
} else {
clkset0(i, &dll_setting_800[CLKSET0]);
clkset1(i, &dll_setting_800[CLKSET1]);
ctrlset0(i, &dll_setting_800[CTRL0]);
ctrlset1(i, &dll_setting_800[CTRL1]);
ctrlset2(i, &dll_setting_800[CTRL2]);
ctrlset3(i, &dll_setting_800[CTRL3]);
cmdset(i, &dll_setting_800[CMD]);
}
const struct dll_setting *setting;
if (s->selected_timings.mem_clk == MEM_CLOCK_667MHz)
setting = dll_setting_667;
else
setting = dll_setting_800;
clkset0(i, &setting[CLKSET0]);
clkset1(i, &setting[CLKSET1]);
ctrlset0(i, &setting[CTRL0]);
ctrlset1(i, &setting[CTRL1]);
ctrlset2(i, &setting[CTRL2]);
ctrlset3(i, &setting[CTRL3]);
cmdset(i, &setting[CMD]);
}
// XXX if not async mode