GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src/cpu: Remove unnecessary whitespace before "\n" 

Change-Id: Iebdcc659bf2a3e738702c85ee86dbb71b504721a
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/16279
Tested-by: build bot (Jenkins)
Reviewed-by: Omar Pakker
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Elyes HAOUAS 2016-08-23 21:41:43 +02:00 committed by Martin Roth
parent 2078e75b00
commit 7c8d74c103
7 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/cpu/amd/dualcore/amd_sibling.c
View File

@ -122,7 +122,7 @@ unsigned get_apicid_base(unsigned ioapic_num)
if((apicid_base+ioapic_num-1)>0xf) {
// We need to enable APIC EXT ID
printk(BIOS_INFO, "if the IOAPIC device doesn't support 256 APIC id, \n you need to set CONFIG_ENABLE_APIC_EXT_ID in romstage.c so you can spare 16 id for IOAPIC\n");
printk(BIOS_INFO, "if the IOAPIC device doesn't support 256 APIC id,\n you need to set CONFIG_ENABLE_APIC_EXT_ID in romstage.c so you can spare 16 id for IOAPIC\n");
enable_apic_ext_id(nodes);
}

4
src/cpu/amd/family_10h-family_15h/fidvid.c
View File

@ -134,7 +134,7 @@ static void enable_fid_change(u8 fid)
dword |= (u32) fid & 0x1F;
dword |= 1 << 5; // enable
pci_write_config32(dev, 0xd4, dword);
printk(BIOS_DEBUG, "FID Change Node:%02x, F3xD4: %08x \n", i,
printk(BIOS_DEBUG, "FID Change Node:%02x, F3xD4: %08x\n", i,
dword);
}
}
@ -758,7 +758,7 @@ static void fixPsNbVidBeforeWR(u32 newNbVid, u32 coreid, u32 dev, u8 pviMode)
* PstatMaxVal is going to be 0 on cold reset anyway ?
*/
if (!(pci_read_config32(dev, 0xdc) & (~PS_MAX_VAL_MASK))) {
printk(BIOS_ERR,"F3xDC[PstateMaxVal] is zero. Northbridge voltage setting will fail. fixPsNbVidBeforeWR in fidvid.c needs fixing. See AMD # 31116 rev 3.48 BKDG 2.4.2.9.1 \n");
printk(BIOS_ERR,"F3xDC[PstateMaxVal] is zero. Northbridge voltage setting will fail. fixPsNbVidBeforeWR in fidvid.c needs fixing. See AMD # 31116 rev 3.48 BKDG 2.4.2.9.1\n");
};
msr.lo &= ~0xFE000000; // clear nbvid

2
src/cpu/amd/geode_gx2/cpubug.c
View File

@ -355,5 +355,5 @@ void cpubug(void)
bug784();
bug118253();
disablememoryreadorder();
printk(BIOS_DEBUG, "Done cpubug fixes \n");
printk(BIOS_DEBUG, "Done cpubug fixes\n");
}

2
src/cpu/amd/geode_lx/cpubug.c
View File

@ -80,5 +80,5 @@ void cpubug(void)
{
pcideadlock();
disablememoryreadorder();
printk(BIOS_DEBUG, "Done cpubug fixes \n");
printk(BIOS_DEBUG, "Done cpubug fixes\n");
}

2
src/cpu/amd/quadcore/amd_sibling.c
View File

@ -110,7 +110,7 @@ u32 get_apicid_base(u32 ioapic_num)
if((apicid_base+ioapic_num-1)>0xf) {
// We need to enable APIC EXT ID
printk(BIOS_SPEW, "if the IOAPIC device doesn't support 256 APIC id, \n you need to set CONFIG_ENABLE_APIC_EXT_ID in MB Option.lb so you can spare 16 id for IOAPIC\n");
printk(BIOS_SPEW, "if the IOAPIC device doesn't support 256 APIC id,\n you need to set CONFIG_ENABLE_APIC_EXT_ID in MB Option.lb so you can spare 16 id for IOAPIC\n");
enable_apic_ext_id(sysconf.nodes);
}

2
src/cpu/intel/microcode/microcode.c
View File

@ -65,7 +65,7 @@ static inline u32 read_microcode_rev(void)
"movl $0x01, %%eax\n\t"
"cpuid\n\t"
"movl $0x08b, %%ecx\n\t"
"rdmsr \n\t"
"rdmsr\n\t"
: /* outputs */
"=a" (msr.lo), "=d" (msr.hi)
: /* inputs */

2
src/cpu/via/nano/nano_init.c
View File

@ -145,7 +145,7 @@ static void nano_init(struct device *dev)
/* We didn't test this on the Nano 1000/2000 series, so warn the user */
if(c.x86_mask < MODEL_NANO_3000_B0) {
printk(BIOS_EMERG, "WARNING: This CPU has not been tested. "
"Please report any issues encountered. \n");
"Please report any issues encountered.\n");
}
switch (c.x86_mask) {
case MODEL_NANO: