GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix so pci device memory allocation does not use memory base address at 0xfec00000, this is reserved for APIC. 

Signed-off-by: Aaron Lwe <aaron.lwe@gmail.com>
Acked-by: Joseph Smith <joe@settoplinux.org>

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3265 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Aaron Lwe 2008-04-25 02:02:33 +00:00 committed by Joseph Smith
parent 6fd385d154
commit 7ca3ec2e5c
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/devices/device.c
View File

@ -305,11 +305,6 @@ void compute_allocate_resource(
* return them. Some resources must be set even when they have * return them. Some resources must be set even when they have
* no size. PCI bridge resources are a good example of this. * no size. PCI bridge resources are a good example of this.
*/ */
/* Propogate the resource alignment to the bridge register */
if (resource->align > bridge->align) {
bridge->align = resource->align;
}
/* Make certain we are dealing with a good minimum size */ /* Make certain we are dealing with a good minimum size */
size = resource->size; size = resource->size;
align = resource->align; align = resource->align;
@ -317,6 +312,11 @@ void compute_allocate_resource(
align = min_align; align = min_align;
} }
/* Propogate the resource alignment to the bridge register */
if (align > bridge->align) {
bridge->align = align;
}
if (resource->flags & IORESOURCE_FIXED) { if (resource->flags & IORESOURCE_FIXED) {
continue; continue;
} }