GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

AGESA: Use explicit PCI IO config access in bootblock 

This allows us to set MMCONF_SUPPORT_DEFAULT since we enable
MMCONF early in romstage.

Change-Id: I994bb257db96300c2eb8872be6fae2a92bbabab4
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/17531
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Kyösti Mälkki 2016-11-20 08:24:12 +02:00
parent de43dd6314
commit 7d09cfcf74
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/southbridge/amd/agesa/hudson/bootblock.c
View File

@ -34,15 +34,15 @@ static void hudson_enable_rom(void)
dev = PCI_DEV(0, 0x14, 3); dev = PCI_DEV(0, 0x14, 3);
/* Decode variable LPC ROM address ranges 1 and 2. */ /* Decode variable LPC ROM address ranges 1 and 2. */
reg8 = pci_read_config8(dev, 0x48); reg8 = pci_io_read_config8(dev, 0x48);
reg8 |= (1 << 3) | (1 << 4); reg8 |= (1 << 3) | (1 << 4);
pci_write_config8(dev, 0x48, reg8); pci_io_write_config8(dev, 0x48, reg8);
/* LPC ROM address range 1: */ /* LPC ROM address range 1: */
/* Enable LPC ROM range mirroring start at 0x000e(0000). */ /* Enable LPC ROM range mirroring start at 0x000e(0000). */
pci_write_config16(dev, 0x68, 0x000e); pci_io_write_config16(dev, 0x68, 0x000e);
/* Enable LPC ROM range mirroring end at 0x000f(ffff). */ /* Enable LPC ROM range mirroring end at 0x000f(ffff). */
pci_write_config16(dev, 0x6a, 0x000f); pci_io_write_config16(dev, 0x6a, 0x000f);
/* LPC ROM address range 2: */ /* LPC ROM address range 2: */
/* /*
@ -52,9 +52,9 @@ static void hudson_enable_rom(void)
* 0xffe0(0000): 2MB * 0xffe0(0000): 2MB
* 0xffc0(0000): 4MB * 0xffc0(0000): 4MB
*/ */
pci_write_config16(dev, 0x6c, 0x10000 - (CONFIG_COREBOOT_ROMSIZE_KB >> 6)); pci_io_write_config16(dev, 0x6c, 0x10000 - (CONFIG_COREBOOT_ROMSIZE_KB >> 6));
/* Enable LPC ROM range end at 0xffff(ffff). */ /* Enable LPC ROM range end at 0xffff(ffff). */
pci_write_config16(dev, 0x6e, 0xffff); pci_io_write_config16(dev, 0x6e, 0xffff);
} }
static void bootblock_southbridge_init(void) static void bootblock_southbridge_init(void)