soc/intel/apollolake: unify definition for spi base address
Use SPI_BASE_ADDRESS instead of PRERAM_SPI_BASE_ADDRESS like big core in order make common code implementation straightforward. Change-Id: Ibcb013fc95de29234253e89c9ca100cc468d44f6 Signed-off-by: Bora Guvendik <bora.guvendik@intel.com> Reviewed-on: https://review.coreboot.org/27097 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
parent
90d3b2b0c0
commit
7fe9e8edea
|
@ -106,7 +106,7 @@ void bootblock_soc_early_init(void)
|
|||
|
||||
enable_pm_timer_emulation();
|
||||
|
||||
fast_spi_early_init(PRERAM_SPI_BASE_ADDRESS);
|
||||
fast_spi_early_init(SPI_BASE_ADDRESS);
|
||||
|
||||
fast_spi_cache_bios_region();
|
||||
|
||||
|
|
|
@ -47,7 +47,7 @@
|
|||
#define HECI1_BASE_ADDRESS 0xfed1a000
|
||||
|
||||
/* Temporary BAR for SPI until PCI enumeration assigns a BAR in ramstage. */
|
||||
#define PRERAM_SPI_BASE_ADDRESS 0xfe010000
|
||||
#define SPI_BASE_ADDRESS 0xfe010000
|
||||
#define EARLY_GSPI_BASE_ADDRESS 0xfe011000
|
||||
|
||||
/* Temporary BAR for early I2C bus access */
|
||||
|
|
Loading…
Reference in New Issue