nb/intel/x4x: Remove apic 0 from devicetree

This is added at runtime.

Change-Id: I7716f8a972e2280179aa6aee00488b22413c0c73
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69298
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
Arthur Heymans 2022-11-07 11:49:22 +01:00 committed by Felix Held
parent 98c92570d9
commit 803029685f
18 changed files with 18 additions and 108 deletions

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x8086 0x0028 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
## SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
device pci 0.0 on end # Host Bridge

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x1458 0x5000 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x8086 0x0028 inherit

View File

@ -1,12 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/x4x # Northbridge
device cpu_cluster 0 on
ops x4x_cpu_bus_ops # APIC cluster
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
end
device cpu_cluster 0 on ops x4x_cpu_bus_ops end # APIC cluster
device domain 0 on
ops x4x_pci_domain_ops # PCI domain
subsystemid 0x17aa 0x304f inherit