GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/lenovo/x220: Fix override trees 

`chip` entries always need a device node below them to actually get
hooked up.

Change-Id: Ia5c573e582dab542b2a2a969c17581b0da6ed74e
Signed-off-by: Nico Huber <nico.huber@secunet.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57472
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Nico Huber 2021-09-07 16:38:13 +02:00 committed by Felix Held
parent eb7d91bf89
commit 81638b546e
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/lenovo/x220/variants/x1/overridetree.cb
View File

@ -26,6 +26,7 @@ chip northbridge/intel/sandybridge
device pci 1c.3 off end # PCIe Port #4 device pci 1c.3 off end # PCIe Port #4
device pci 1f.0 on #LPC bridge device pci 1f.0 on #LPC bridge
chip ec/lenovo/h8 chip ec/lenovo/h8
device pnp ff.2 on end # dummy
register "config2" = "0xe0" register "config2" = "0xe0"
register "config3" = "0xc0" register "config3" = "0xc0"

1
src/mainboard/lenovo/x220/variants/x220/overridetree.cb
View File

@ -3,6 +3,7 @@ chip northbridge/intel/sandybridge
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
device pci 1f.0 on #LPC bridge device pci 1f.0 on #LPC bridge
chip ec/lenovo/h8 chip ec/lenovo/h8
device pnp ff.2 on end # dummy
register "eventa_enable" = "0x01" register "eventa_enable" = "0x01"
register "eventb_enable" = "0xf0" register "eventb_enable" = "0xf0"
end end