GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/sifive: Comment out set but unused variables 

The code is supposed to output debug messages but is commented out, so
do the same for variables.

Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Change-Id: Ief1f9d2175fe1375fe6ac4bb0765b00513321fa6
Reviewed-on: https://review.coreboot.org/c/coreboot/+/75356
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
This commit is contained in:
Arthur Heymans 2023-05-19 12:20:15 +02:00 committed by Martin L Roth
parent 1efca4d570
commit 81decdf2ee
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/soc/sifive/fu540/ux00ddr.h
View File

@ -148,9 +148,9 @@ static inline uint64_t ux00ddr_phy_fixup(size_t ahbregaddr) {
size_t ddrphyreg = ahbregaddr + 0x2000;
uint64_t fails=0;
// uint64_t fails=0;
uint32_t slicebase = 0;
uint32_t dq = 0;
// uint32_t dq = 0;
// check errata condition
for (uint32_t slice = 0; slice < 8; slice++) {
@ -175,7 +175,7 @@ static inline uint64_t ux00ddr_phy_fixup(size_t ahbregaddr) {
// print error message on failure
if (failc0 || failc1) {
//if (fails==0) uart_puts((void*) UART0_CTRL_ADDR, "DDR error in fixing up \n");
fails |= (1<<dq);
//fails |= (1<<dq);
/* char slicelsc = '0'; */
/* char slicemsc = '0'; */
/* slicelsc += (dq % 10); */
@ -187,7 +187,7 @@ static inline uint64_t ux00ddr_phy_fixup(size_t ahbregaddr) {
//else uart_puts((void*) UART0_CTRL_ADDR, "D");
//uart_puts((void*) UART0_CTRL_ADDR, "\n");
}
dq++;
//dq++;
}
}
slicebase+=128;