AGESA,binaryPI: Fix use of chip.h
Change-Id: I123db3a51a8f354359e8ed5040d23111ea4eb8a4 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34996 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
parent
9a016236d4
commit
830e0de401
|
@ -18,7 +18,6 @@
|
|||
#define HUDSON_H
|
||||
|
||||
#include <device/device.h>
|
||||
#include "chip.h"
|
||||
|
||||
/* Power management index/data registers */
|
||||
#define BIOSRAM_INDEX 0xcd4
|
||||
|
|
|
@ -18,18 +18,19 @@
|
|||
#include <device/pci_ids.h>
|
||||
#include <device/pci_ops.h>
|
||||
|
||||
#include "chip.h"
|
||||
#include "hudson.h"
|
||||
|
||||
static void sd_init(struct device *dev)
|
||||
{
|
||||
u32 stepping;
|
||||
struct southbridge_amd_agesa_hudson_config *sd_chip = dev->chip_info;
|
||||
u32 stepping = pci_read_config32(pcidev_on_root(0x18, 3), 0xFC);
|
||||
u8 sd_mode = 0;
|
||||
|
||||
stepping = pci_read_config32(pcidev_on_root(0x18, 3), 0xFC);
|
||||
if (sd_chip)
|
||||
sd_mode = sd_chip->sd_mode;
|
||||
|
||||
struct southbridge_amd_agesa_hudson_config *sd_chip =
|
||||
(struct southbridge_amd_agesa_hudson_config *)(dev->chip_info);
|
||||
|
||||
if (sd_chip->sd_mode == 3) { /* SD 3.0 mode */
|
||||
if (sd_mode == 3) { /* SD 3.0 mode */
|
||||
pci_write_config32(dev, 0xA4, 0x31FEC8B2);
|
||||
pci_write_config32(dev, 0xA8, 0x00002503);
|
||||
pci_write_config32(dev, 0xB0, 0x02180C19);
|
||||
|
|
|
@ -19,7 +19,6 @@
|
|||
|
||||
#include <types.h>
|
||||
#include <device/device.h>
|
||||
#include "chip.h"
|
||||
|
||||
/* Offsets from ACPI_MMIO_BASE
|
||||
* This is defined by AGESA, but we don't include AGESA headers to avoid
|
||||
|
|
|
@ -18,18 +18,19 @@
|
|||
#include <device/pci_ids.h>
|
||||
#include <device/pci_ops.h>
|
||||
|
||||
#include "chip.h"
|
||||
#include "hudson.h"
|
||||
|
||||
static void sd_init(struct device *dev)
|
||||
{
|
||||
u32 stepping;
|
||||
struct southbridge_amd_pi_hudson_config *sd_chip = dev->chip_info;
|
||||
u32 stepping = pci_read_config32(pcidev_on_root(0x18, 3), 0xFC);
|
||||
u8 sd_mode = 0;
|
||||
|
||||
stepping = pci_read_config32(pcidev_on_root(0x18, 3), 0xFC);
|
||||
if (sd_chip)
|
||||
sd_mode = sd_chip->sd_mode;
|
||||
|
||||
struct southbridge_amd_pi_hudson_config *sd_chip =
|
||||
(struct southbridge_amd_pi_hudson_config *)(dev->chip_info);
|
||||
|
||||
if (sd_chip->sd_mode == 3) { /* SD 3.0 mode */
|
||||
if (sd_mode == 3) { /* SD 3.0 mode */
|
||||
pci_write_config32(dev, 0xA4, 0x31FEC8B2);
|
||||
pci_write_config32(dev, 0xA8, 0x00002503);
|
||||
pci_write_config32(dev, 0xB0, 0x02180C19);
|
||||
|
|
Loading…
Reference in New Issue