GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rush: ryu: remove mainboard_add_memory_ranges() 

There's no need to add DMA ranges for these boards as
that memory is allocated within dpethcharge now. Additionally,
the DRAM_DMA_* Kconfig options were removed resulting in 0
values.

BUG=None
TEST=Built rush and ryu.
BRANCH=None

Change-Id: I597437960e4fddbf6d26f0b15ddeefc4557adc8b
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: f26b503d759b2bac902e58e928d7c625c1a6c575
Original-Change-Id: I52bb8f760a56226c75611f7981570a44d56f242e
Original-Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/219710
Original-Reviewed-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: http://review.coreboot.org/9101
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Aaron Durbin 2014-09-24 09:11:16 -05:00 committed by Patrick Georgi
parent ba167251e2
commit 852b50c87f
2 changed files with 0 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/google/rush/mainboard.c
View File

@ -106,11 +106,3 @@ struct chip_operations mainboard_ops = {
.name = "rush",
.enable_dev = mainboard_enable,
};
void mainboard_add_memory_ranges(struct memranges *map)
{
/* Create non-cacheable region for DMA operations. */
memranges_insert(map, CONFIG_DRAM_DMA_START, CONFIG_DRAM_DMA_SIZE,
MA_MEM | MA_MEM_NC | MA_NS | MA_RW);
}

7
src/mainboard/google/rush_ryu/mainboard.c
View File

@ -78,10 +78,3 @@ struct chip_operations mainboard_ops = {
.name = "rush_ryu",
.enable_dev = mainboard_enable,
};
void mainboard_add_memory_ranges(struct memranges *map)
{
/* Create non-cacheable region for DMA operations. */
memranges_insert(map, CONFIG_DRAM_DMA_START, CONFIG_DRAM_DMA_SIZE,
MA_MEM | MA_MEM_NC | MA_NS | MA_RW);
}