GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/sandybridge: move MCHBAR register definitions to sandybridge.h 

Change-Id: Ibce9f043d3b3fa9acd297f4130bda7a3c595aaa0
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38009
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Felix Held 2019-12-30 17:27:59 +01:00
parent 651f99f12b
commit 85e1491eba
2 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/northbridge/intel/sandybridge/raminit_common.h
View File

@ -149,10 +149,6 @@ typedef struct ramctr_timing_st {
#define MAKE_ERR ((channel<<16)|(slotrank<<8)|1) #define MAKE_ERR ((channel<<16)|(slotrank<<8)|1)
#define GET_ERR_CHANNEL(x) (x>>16) #define GET_ERR_CHANNEL(x) (x>>16)
#define MC_BIOS_REQ 0x5e00
#define MC_BIOS_DATA 0x5e04
#define PM_PDWN_Config 0x4cb0
u8 get_CWL(u32 tCK); u8 get_CWL(u32 tCK);
void dram_mrscommands(ramctr_timing * ctrl); void dram_mrscommands(ramctr_timing * ctrl);
void program_timings(ramctr_timing * ctrl, int channel); void program_timings(ramctr_timing * ctrl, int channel);

7
src/northbridge/intel/sandybridge/sandybridge.h
View File

@ -127,8 +127,11 @@ enum platform_type {
#define MCHBAR32_AND_OR(x, and, or) \ #define MCHBAR32_AND_OR(x, and, or) \
(MCHBAR32(x) = (MCHBAR32(x) & (and)) | (or)) (MCHBAR32(x) = (MCHBAR32(x) & (and)) | (or))
#define SSKPD 0x5d14 /* 16bit (scratchpad) */ #define PM_PDWN_Config 0x4cb0
#define BIOS_RESET_CPL 0x5da8 /* 8bit */ #define MC_BIOS_REQ 0x5e00
#define MC_BIOS_DATA 0x5e04
#define SSKPD 0x5d14 /* 16bit (scratchpad) */
#define BIOS_RESET_CPL 0x5da8 /* 8bit */
/* /*
* EPBAR - Egress Port Root Complex Register Block * EPBAR - Egress Port Root Complex Register Block