GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

AMD/Mullins: Fix the interrupt routing

Browse source 
The plugged devices on PCIe should use IOAPIC2 instead of standard
IOAPIC1. The entries in IOAPIC2 count from the end of IOAPIC1.
The unchanged code worked because the OS uses MSI instead APIC.
To test that, boot linux with parameter pci=nomsi and see if the devices
like NIC work well as they do without the booting parameter.
run 'cat /proc/interrupts' to see if devices actually use
no-msi.

Change-Id: I5eab28956b7a3fbc7c10447e99d6c11dbe6a1d14
Signed-off-by: Zheng Bao <fishbaozi@gmail.com>
Reviewed-on: http://review.coreboot.org/12363
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Zheng Bao 2015-11-09 20:22:36 +08:00 committed by Zheng Bao
parent 266609968b
commit 861f920cdf
1 changed files with 24 additions and 24 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

48
src/mainboard/amd/olivehillplus/acpi/routing.asl
View file

@ -75,10 +75,10 @@ Name(APR0, Package(){
Package(){0x0001FFFF, 1, 0, 45 }, Package(){0x0001FFFF, 1, 0, 45 },
/* Bus 0, Dev 2 - PCIe Bridges */ /* Bus 0, Dev 2 - PCIe Bridges */
Package(){0x0002FFFF, 0, 0, 18 }, Package(){0x0002FFFF, 0, 0, 24 },
Package(){0x0002FFFF, 1, 0, 19 }, Package(){0x0002FFFF, 1, 0, 25 },
Package(){0x0002FFFF, 2, 0, 16 }, Package(){0x0002FFFF, 2, 0, 26 },
Package(){0x0002FFFF, 3, 0, 17 }, Package(){0x0002FFFF, 3, 0, 27 },
/* SB devices in APIC mode */ /* SB devices in APIC mode */
@ -130,10 +130,10 @@ Name(PS4, Package(){
}) })
Name(APS4, Package(){ Name(APS4, Package(){
/* PCIe slot - Hooked to PCIe slot 4 */ /* PCIe slot - Hooked to PCIe slot 4 */
Package(){0x0000FFFF, 0, 0, 16 }, Package(){0x0000FFFF, 0, 0, 24 },
Package(){0x0000FFFF, 1, 0, 17 }, Package(){0x0000FFFF, 1, 0, 25 },
Package(){0x0000FFFF, 2, 0, 18 }, Package(){0x0000FFFF, 2, 0, 26 },
Package(){0x0000FFFF, 3, 0, 19 }, Package(){0x0000FFFF, 3, 0, 27 },
}) })
/* GPP 0 */ /* GPP 0 */
@ -144,10 +144,10 @@ Name(PS5, Package(){
Package(){0x0000FFFF, 3, INTA, 0 }, Package(){0x0000FFFF, 3, INTA, 0 },
}) })
Name(APS5, Package(){ Name(APS5, Package(){
Package(){0x0000FFFF, 0, 0, 17 }, Package(){0x0000FFFF, 0, 0, 28 },
Package(){0x0000FFFF, 1, 0, 18 }, Package(){0x0000FFFF, 1, 0, 29 },
Package(){0x0000FFFF, 2, 0, 19 }, Package(){0x0000FFFF, 2, 0, 30 },
Package(){0x0000FFFF, 3, 0, 16 }, Package(){0x0000FFFF, 3, 0, 31 },
}) })
/* GPP 1 */ /* GPP 1 */
@ -158,10 +158,10 @@ Name(PS6, Package(){
Package(){0x0000FFFF, 3, INTB, 0 }, Package(){0x0000FFFF, 3, INTB, 0 },
}) })
Name(APS6, Package(){ Name(APS6, Package(){
Package(){0x0000FFFF, 0, 0, 18 }, Package(){0x0000FFFF, 0, 0, 32 },
Package(){0x0000FFFF, 1, 0, 19 }, Package(){0x0000FFFF, 1, 0, 33 },
Package(){0x0000FFFF, 2, 0, 16 }, Package(){0x0000FFFF, 2, 0, 34 },
Package(){0x0000FFFF, 3, 0, 17 }, Package(){0x0000FFFF, 3, 0, 35 },
}) })
/* GPP 2 */ /* GPP 2 */
@ -172,10 +172,10 @@ Name(PS7, Package(){
Package(){0x0000FFFF, 3, INTC, 0 }, Package(){0x0000FFFF, 3, INTC, 0 },
}) })
Name(APS7, Package(){ Name(APS7, Package(){
Package(){0x0000FFFF, 0, 0, 19 }, Package(){0x0000FFFF, 0, 0, 36 },
Package(){0x0000FFFF, 1, 0, 16 }, Package(){0x0000FFFF, 1, 0, 37 },
Package(){0x0000FFFF, 2, 0, 17 }, Package(){0x0000FFFF, 2, 0, 38 },
Package(){0x0000FFFF, 3, 0, 18 }, Package(){0x0000FFFF, 3, 0, 39 },
}) })
/* GPP 3 */ /* GPP 3 */
@ -186,8 +186,8 @@ Name(PS8, Package(){
Package(){0x0000FFFF, 3, INTD, 0 }, Package(){0x0000FFFF, 3, INTD, 0 },
}) })
Name(APS8, Package(){ Name(APS8, Package(){
Package(){0x0000FFFF, 0, 0, 16 }, Package(){0x0000FFFF, 0, 0, 40 },
Package(){0x0000FFFF, 1, 0, 17 }, Package(){0x0000FFFF, 1, 0, 41 },
Package(){0x0000FFFF, 2, 0, 18 }, Package(){0x0000FFFF, 2, 0, 42 },
Package(){0x0000FFFF, 3, 0, 18 }, Package(){0x0000FFFF, 3, 0, 43 },
}) })