GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

a few tweaks etc. 

Still probably wrong.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1156 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Ronald G. Minnich 2003-09-27 04:18:31 +00:00
parent 6e5fe1d6fe
commit 864a3d3474
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
src/northbridge/via/vt8601/raminit.c
View File

@ -371,6 +371,8 @@ static void sdram_set_registers(const struct mem_controller *ctrl) {
0x0000, 0x8088, 0xe0ee, 0x0000, 0x8088, 0xe0ee,
0xffff // end mark 0xffff // end mark
}; };
static cont uint8_t ramregs[] = {0x5a, 0x5b, 0x5c, 0x5d, 0x5e, 0x5f,
0x56, 0x57};
device_t north = 0; device_t north = 0;
uint8_t c, r; uint8_t c, r;
@ -514,7 +516,7 @@ static void sdram_set_registers(const struct mem_controller *ctrl) {
* Find the first bank with DIMM equipped. */ * Find the first bank with DIMM equipped. */
/* Maximum possible memory in bank 0, none in other banks. /* Maximum possible memory in bank 0, none in other banks.
* Starting from bank 0, we's fill 0 in these registers * Starting from bank 0, we fill 0 in these registers
* until memory is found. */ * until memory is found. */
pci_write_config8(north,0x5A, 0xff); pci_write_config8(north,0x5A, 0xff);
pci_write_config8(north,0x5B, 0xff); pci_write_config8(north,0x5B, 0xff);
@ -526,8 +528,7 @@ static void sdram_set_registers(const struct mem_controller *ctrl) {
pci_write_config8(north,0x57, 0xff); pci_write_config8(north,0x57, 0xff);
dumpnorth(north); dumpnorth(north);
print_err("MA\r\n"); print_err("MA\r\n");
/* this code is broken ... ignores 56, 57 */ for(c = 0; c < 8; c++) {
for(c = 0x5a; c < 0x60; c++) {
/* Write different values to 0 and 8, then read from 0. /* Write different values to 0 and 8, then read from 0.
* If values of address 0 match, we have something there. */ * If values of address 0 match, we have something there. */
print_err("write to 0\r\n"); print_err("write to 0\r\n");
@ -542,11 +543,11 @@ static void sdram_set_registers(const struct mem_controller *ctrl) {
if (*(volatile unsigned long *) 0 != 0x12345678) { if (*(volatile unsigned long *) 0 != 0x12345678) {
print_err("no memory in this bank\r\n"); print_err("no memory in this bank\r\n");
/* No memory in this bank. Tell it to the bridge. */ /* No memory in this bank. Tell it to the bridge. */
pci_write_config8(north,c, 0); pci_write_config8(north,ramregs[c], 0);
} else { } else {
uint8_t best = 0; uint8_t best = 0;
/* Detect MA mapping type of the first bank. */ /* Detect MA mapping type of the bank. */
for(r = 0; r < 3; r++) { for(r = 0; r < 3; r++) {
volatile unsigned long esi = 0; volatile unsigned long esi = 0;
@ -571,7 +572,7 @@ static void sdram_set_registers(const struct mem_controller *ctrl) {
eax >>= 1; eax >>= 1;
} }
print_err(" done read to eax\r\n"); print_err(" done read to eax\r\n");
eax = 0; eax = * (unsigned long *)0;
/* oh boy ... what is this. /* oh boy ... what is this.
movl 0, %eax movl 0, %eax
cmpl %eax, %esi cmpl %eax, %esi