mainboards: Remove default CHROMEOS=y

Even the boards with MAINBOARD_HAS_CHROMEOS need to be build-tested
with CHROMEOS=n.

Change-Id: I16fcf62a23dae1b21c77cee275c867f9c1de893b
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50118
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
This commit is contained in:
Kyösti Mälkki 2021-01-29 15:20:33 +02:00
parent dc15505795
commit 864be5bae5
13 changed files with 0 additions and 27 deletions

View File

@ -22,8 +22,6 @@ config BASEBOARD_BRYA_LAPTOP
select SYSTEM_TYPE_LAPTOP
config CHROMEOS
bool
default y
select EC_GOOGLE_CHROMEEC_SWITCHES
select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
select VBOOT_LID_SWITCH

View File

@ -38,8 +38,6 @@ config BASEBOARD_DEDEDE_LAPTOP
select SYSTEM_TYPE_LAPTOP
config CHROMEOS
bool
default y
select CHROMEOS_CSE_BOARD_RESET_OVERRIDE
select CHROMEOS_DRAM_PART_NUMBER_IN_CBI
select EC_GOOGLE_CHROMEEC_SWITCHES

View File

@ -22,8 +22,6 @@ config BOARD_GOOGLE_BASEBOARD_DELTAUR
if BOARD_GOOGLE_BASEBOARD_DELTAUR
config CHROMEOS
bool
default y
select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
select GBB_FLAG_FORCE_DEV_SWITCH_ON
select GBB_FLAG_FORCE_DEV_BOOT_USB

View File

@ -28,8 +28,6 @@ config BOARD_GOOGLE_BASEBOARD_DRALLION
if BOARD_GOOGLE_BASEBOARD_DRALLION
config CHROMEOS
bool
default y
select GBB_FLAG_FORCE_DEV_SWITCH_ON
select GBB_FLAG_FORCE_DEV_BOOT_USB
select GBB_FLAG_FORCE_DEV_BOOT_LEGACY

View File

@ -45,8 +45,6 @@ config BOARD_GOOGLE_HATCH_COMMON
if BOARD_GOOGLE_HATCH_COMMON
config CHROMEOS
bool
default y
select CHROMEOS_DRAM_PART_NUMBER_IN_CBI if !ROMSTAGE_SPD_SMBUS
select EC_GOOGLE_CHROMEEC_SWITCHES
select GBB_FLAG_FORCE_DEV_SWITCH_ON

View File

@ -43,8 +43,6 @@ config BASEBOARD_OCTOPUS_LAPTOP
select SYSTEM_TYPE_LAPTOP
config CHROMEOS
bool
default y
select EC_GOOGLE_CHROMEEC_SWITCHES
select HAS_RECOVERY_MRC_CACHE
select VBOOT_LID_SWITCH

View File

@ -31,8 +31,6 @@ config BOARD_GOOGLE_BASEBOARD_SARIEN
if BOARD_GOOGLE_BASEBOARD_SARIEN
config CHROMEOS
bool
default y
select GBB_FLAG_FORCE_DEV_SWITCH_ON
select GBB_FLAG_FORCE_DEV_BOOT_USB
select GBB_FLAG_FORCE_DEV_BOOT_LEGACY

View File

@ -38,8 +38,6 @@ config BOARD_GOOGLE_BASEBOARD_VOLTEER
if BOARD_GOOGLE_BASEBOARD_VOLTEER
config CHROMEOS
bool
default y
select CHROMEOS_CSE_BOARD_RESET_OVERRIDE
select CHROMEOS_DRAM_PART_NUMBER_IN_CBI
select EC_GOOGLE_CHROMEEC_SWITCHES

View File

@ -18,8 +18,6 @@ config BOARD_SPECIFIC_OPTIONS
select PCIEXP_HOTPLUG
config CHROMEOS
bool
default y
select GBB_FLAG_FORCE_DEV_SWITCH_ON
select GBB_FLAG_FORCE_DEV_BOOT_USB
select GBB_FLAG_FORCE_DEV_BOOT_LEGACY

View File

@ -44,9 +44,6 @@ config MAINBOARD_FAMILY
default "Intel_cflrvp"
config CHROMEOS
bool
default n if BOARD_INTEL_COFFEELAKE_RVP11 || BOARD_INTEL_COFFEELAKE_RVP8
default y
select GBB_FLAG_FORCE_MANUAL_RECOVERY
config MAX_CPUS

View File

@ -38,8 +38,6 @@ config GLK_INTEL_EC
endchoice
config CHROMEOS
bool
default y
select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
select VBOOT_LID_SWITCH if GLK_CHROME_EC

View File

@ -51,8 +51,6 @@ config DIMM_SPD_SIZE
default 512
config CHROMEOS
bool
default y
select GBB_FLAG_FORCE_DEV_SWITCH_ON
select GBB_FLAG_FORCE_DEV_BOOT_USB
select GBB_FLAG_FORCE_DEV_BOOT_LEGACY

View File

@ -26,8 +26,6 @@ config BOARD_SPECIFIC_OPTIONS
select SPI_TPM
config CHROMEOS
bool
default y
select EC_GOOGLE_CHROMEEC_SWITCHES if TGL_CHROME_EC
select GBB_FLAG_FORCE_MANUAL_RECOVERY
select HAS_RECOVERY_MRC_CACHE