soc/intel/skylake: Remove unused ICH memory reference
TEST=Build and boot EVE and Soraka to OS. Change-Id: Ic7840ce264393b4a955f17b16f5e0f556e34a776 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38511 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
21d79ad0d5
commit
86e0ac4755
|
@ -292,19 +292,9 @@ Device (PDRC)
|
||||||
*/
|
*/
|
||||||
Memory32Fixed (ReadWrite, 0, 0, PCIX)
|
Memory32Fixed (ReadWrite, 0, 0, PCIX)
|
||||||
|
|
||||||
/* MISC ICH TTT base address reserved for the
|
|
||||||
* TxT module use.
|
|
||||||
*/
|
|
||||||
Memory32Fixed (ReadWrite, 0xFED20000, 0x20000)
|
|
||||||
|
|
||||||
/* VTD engine memory range. */
|
/* VTD engine memory range. */
|
||||||
Memory32Fixed (ReadOnly, VTD_BASE_ADDRESS, VTD_BASE_SIZE)
|
Memory32Fixed (ReadOnly, VTD_BASE_ADDRESS, VTD_BASE_SIZE)
|
||||||
|
|
||||||
/* MISC ICH. Check if the hard code meets the
|
|
||||||
* real configuration.
|
|
||||||
*/
|
|
||||||
Memory32Fixed (ReadWrite, 0xFED45000, 0x4B000, TPMM)
|
|
||||||
|
|
||||||
/* FLASH range */
|
/* FLASH range */
|
||||||
Memory32Fixed (ReadOnly, 0, CONFIG_ROM_SIZE, FIOH)
|
Memory32Fixed (ReadOnly, 0, CONFIG_ROM_SIZE, FIOH)
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue