GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/amd/picassso/acpi: increase MMIO region size of GPIO controller 

The GPIO controller on Picasso has 4 banks of GPIOs with a size of 256
bytes each, so increase the reserved size to match the hardware.

Also replace the base GPIO address with the corresponding define.

Change-Id: I453f1c531d612a0e82ee0d91762fec6cdb2b8556
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48270
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
Felix Held 2020-12-03 18:17:57 +01:00
parent ce66f34372
commit 88d8e2b74e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/amd/picasso/acpi/sb_fch.asl
View File

@ -34,7 +34,7 @@ Device (GPIO)
ActiveLow, ActiveLow,
Exclusive, , , IRQR) Exclusive, , , IRQR)
{ 0 } { 0 }
Memory32Fixed (ReadWrite, 0xFED81500, 0x300) Memory32Fixed (ReadWrite, ACPIMMIO_GPIO0_BASE, 0x400)
} }
CreateDWordField (Local0, IRQR._INT, IRQN) CreateDWordField (Local0, IRQR._INT, IRQN)
If (PMOD) { If (PMOD) {
@ -44,7 +44,7 @@ Device (GPIO)
} }
If (IRQN == 0x1f) { If (IRQN == 0x1f) {
Return (ResourceTemplate() { Return (ResourceTemplate() {
Memory32Fixed (ReadWrite, 0xFED81500, 0x300) Memory32Fixed (ReadWrite, ACPIMMIO_GPIO0_BASE, 0x400)
}) })
} Else { } Else {
Return (Local0) Return (Local0)