GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/sandybridge: Remove wrong and nonsense condition 

Commit 7584e550cc (nb/intel/sandybridge: Clean up program_timings)
introduced this condition along with a comment that says the opposite.
Command and clock timings always need to be computed, so drop both the
nonsensical condition and the equally-worthless corresponding comment.

Change-Id: I509f0f6304bfb3e033c0c3ecd1dd5c9645e004b2
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49318
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Angel Pons 2021-01-12 01:04:04 +01:00 committed by Patrick Georgi
parent bda1c552e9
commit 89200d2786
1 changed files with 25 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/northbridge/intel/sandybridge/raminit_common.c
View File

@ -954,8 +954,6 @@ void program_timings(ramctr_timing *ctrl, int channel)
cmd_delay = CCC_MAX_PI;
}
/* Apply control and clock delay if desired setting is positive */
if (cmd_delay == 0) {
for (slot = 0; slot < NUM_SLOTS; slot++) {
const int pi_coding_0 = ctrl->timings[channel][2 * slot + 0].pi_coding;
const int pi_coding_1 = ctrl->timings[channel][2 * slot + 1].pi_coding;
@ -990,7 +988,6 @@ void program_timings(ramctr_timing *ctrl, int channel)
clk_pi_coding |= (clk_delay % QCLK_PI) << (6 * slotrank);
clk_logic_dly |= (clk_delay / QCLK_PI) << slotrank;
}
}
/* Enable CMD XOVER */
union gdcr_cmd_pi_coding_reg cmd_pi_coding = {