GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel: Use config_of() 

Change-Id: I0727a6b327410197cf32f598d1312737744386b3
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34328
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: David Guckian
This commit is contained in:
Kyösti Mälkki 2019-07-13 22:16:25 +03:00
parent 4af4e7f06e
commit 8950cfb66f
64 changed files with 97 additions and 167 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/soc/intel/apollolake/lpc.c
View File

@ -91,12 +91,7 @@ void lpc_configure_pads(void)
void lpc_soc_init(struct device *dev)
{
const struct soc_intel_apollolake_config *cfg;
cfg = dev->chip_info;
if (!cfg) {
printk(BIOS_ERR, "BUG! Could not find SOC devicetree config\n");
return;
}
cfg = config_of(dev);
/* Set LPC Serial IRQ mode */
lpc_set_serirq_mode(cfg->serirq_mode);

9
src/soc/intel/apollolake/memmap.c
View File

@ -28,20 +28,13 @@
void *cbmem_top(void)
{
const struct device *dev;
const config_t *config;
void *tolum = (void *)sa_get_tseg_base();
if (!CONFIG(SOC_INTEL_GLK))
return tolum;
dev = pcidev_path_on_root(PCH_DEVFN_LPC);
assert(dev != NULL);
config = dev->chip_info;
if (!config)
die_with_post_code(POST_HW_INIT_FAILURE,
"Failed to get chip_info\n");
config = config_of_path(PCH_DEVFN_LPC);
/* FSP allocates 2x PRMRR Size Memory for alignment */
if (config->sgx_enable)

2
src/soc/intel/apollolake/pmc.c
View File

@ -94,7 +94,7 @@ static void set_slp_s3_assertion_width(int width_usecs)
void pmc_soc_init(struct device *dev)
{
const struct soc_intel_apollolake_config *cfg = dev->chip_info;
const struct soc_intel_apollolake_config *cfg = config_of(dev);
/* Set up GPE configuration */
pmc_gpe_init();

6
src/soc/intel/apollolake/romstage.c
View File

@ -311,13 +311,9 @@ static void soc_memory_init_params(FSPM_UPD *mupd)
{
#if CONFIG(SOC_INTEL_GLK)
/* Only for GLK */
const struct device *dev = pcidev_path_on_root(PCH_DEVFN_LPC);
assert(dev != NULL);
const config_t *config = dev->chip_info;
FSP_M_CONFIG *m_cfg = &mupd->FspmConfig;
if (!config)
die("Can not find SoC devicetree\n");
const config_t *config = config_of_path(PCH_DEVFN_LPC);
m_cfg->PrmrrSize = config->PrmrrSize;

2
src/soc/intel/apollolake/sd.c
View File

@ -18,7 +18,7 @@
int sd_fill_soc_gpio_info(struct acpi_gpio* gpio, struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
if (!config->sdcard_cd_gpio)
return -1;

4
src/soc/intel/baytrail/ehci.c
View File

@ -88,7 +88,7 @@ static const struct reg_script ehci_hc_reset[] = {
static void usb2_phy_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
u32 usb2_comp_bg = (config->usb2_comp_bg == 0 ?
0x4700 : config->usb2_comp_bg);
struct reg_script usb2_phy_script[] = {
@ -123,7 +123,7 @@ static void usb2_phy_init(struct device *dev)
static void ehci_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
struct reg_script ehci_hc_init[] = {
/* Controller init */
REG_SCRIPT_NEXT(ehci_init_script),

2
src/soc/intel/baytrail/emmc.c
View File

@ -46,7 +46,7 @@ static const struct reg_script emmc_ops[] = {
static void emmc_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
printk(BIOS_DEBUG, "eMMC init\n");
reg_script_run_on_dev(dev, emmc_ops);

2
src/soc/intel/baytrail/gfx.c
View File

@ -313,7 +313,7 @@ static void set_backlight_pwm(struct device *dev, uint32_t bklt_reg, int req_hz)
static void gfx_panel_setup(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
struct reg_script gfx_pipea_init[] = {
/* CONTROL */
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, PIPEA_REG(PP_CONTROL),

4
src/soc/intel/baytrail/lpe.c
View File

@ -91,7 +91,7 @@ static void setup_codec_clock(struct device *dev)
struct soc_intel_baytrail_config *config;
const char *freq_str;
config = dev->chip_info;
config = config_of(dev);
switch (config->lpe_codec_clk_freq) {
case 19:
freq_str = "19.2";
@ -150,7 +150,7 @@ static void lpe_stash_firmware_info(struct device *dev)
static void lpe_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
lpe_stash_firmware_info(dev);

2
src/soc/intel/baytrail/lpss.c
View File

@ -148,7 +148,7 @@ static void i2c_disable_resets(struct device *dev)
static void lpss_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
int iosf_reg, nvs_index;
dev_ctl_reg(dev, &iosf_reg, &nvs_index);

8
src/soc/intel/baytrail/pcie.c
View File

@ -108,11 +108,11 @@ static void byt_pcie_init(struct device *dev)
reg_script_run_on_dev(dev, init_script);
if (is_first_port(dev)) {
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
uint32_t reg = pci_read_config32(dev, RPPGEN);
reg |= SRDLCGEN | SRDBCGEN;
if (config && config->clkreq_enable)
if (config->clkreq_enable)
reg |= LCLKREQEN | BBCLKREQEN;
pci_write_config32(dev, RPPGEN, reg);
@ -208,13 +208,13 @@ static void check_device_present(struct device *dev)
static void byt_pcie_enable(struct device *dev)
{
if (is_first_port(dev)) {
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
uint32_t reg = pci_read_config32(dev, PHYCTL2_IOSFBCTL);
pll_en_off = !!(reg & PLL_OFF_EN);
strpfusecfg = pci_read_config32(dev, STRPFUSECFG);
if (config && config->pcie_wake_enable)
if (config->pcie_wake_enable)
southcluster_smm_save_param(
SMM_SAVE_PARAM_PCIE_WAKE_ENABLE, 1);
}

3
src/soc/intel/baytrail/romstage/pmc.c
View File

@ -47,8 +47,7 @@ void punit_init(void)
rid = pci_read_config8(IOSF_PCI_DEV, REVID);
dev = pcidev_on_root(SOC_DEV, SOC_FUNC);
if (dev)
cfg = dev->chip_info;
cfg = config_of(dev);
reg = iosf_punit_read(SB_BIOS_CONFIG);
/* Write bits 17:16 of SB_BIOS_CONFIG in the PUNIT. */

11
src/soc/intel/baytrail/sata.c
View File

@ -36,18 +36,13 @@ static inline void sir_write(struct device *dev, int idx, u32 value)
static void sata_init(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
u32 reg32;
u16 reg16;
u8 reg8;
printk(BIOS_DEBUG, "SATA: Initializing...\n");
if (config == NULL) {
printk(BIOS_ERR, "SATA: ERROR: Device not in devicetree.cb!\n");
return;
}
if (!config->sata_ahci) {
/* Set legacy or native decoding mode */
if (config->ide_legacy_combined) {
@ -158,14 +153,12 @@ static void sata_init(struct device *dev)
static void sata_enable(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
u8 reg8;
u16 reg16;
u32 reg32;
southcluster_enable_dev(dev);
if (!config)
return;
/* Port mapping -- mask off SPD + SMS + SC bits, then re-set */
reg16 = pci_read_config16(dev, 0x90);

5
src/soc/intel/baytrail/sd.c
View File

@ -32,10 +32,7 @@
static void sd_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
if (config == NULL)
return;
struct soc_intel_baytrail_config *config = config_of(dev);
if (config->sdcard_cap_low != 0 || config->sdcard_cap_high != 0) {
printk(BIOS_DEBUG, "Overriding SD Card controller caps.\n");

2
src/soc/intel/baytrail/southcluster.c
View File

@ -177,7 +177,7 @@ static void sc_init(struct device *dev)
u32 *gen_pmcon1 = (u32 *)(PMC_BASE_ADDRESS + GEN_PMCON1);
u32 *actl = (u32 *)(ILB_BASE_ADDRESS + ACTL);
const struct baytrail_irq_route *ir = &global_baytrail_irq_route;
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
/* Set up the PIRQ PIC routing based on static config. */
for (i = 0; i < NUM_PIRQS; i++) {

2
src/soc/intel/baytrail/xhci.c
View File

@ -197,7 +197,7 @@ static void xhci_route_all(struct device *dev)
static void xhci_init(struct device *dev)
{
struct soc_intel_baytrail_config *config = dev->chip_info;
struct soc_intel_baytrail_config *config = config_of(dev);
struct reg_script xhci_hc_init[] = {
/* Initialize clock gating */
REG_SCRIPT_NEXT(xhci_clock_gating_script),

2
src/soc/intel/braswell/chip.c
View File

@ -96,7 +96,7 @@ void soc_silicon_init_params(SILICON_INIT_UPD *params)
return;
}
config = dev->chip_info;
config = config_of(dev);
/* Set the parameters for SiliconInit */
printk(BIOS_DEBUG, "Updating UPD values for SiliconInit\n");

2
src/soc/intel/braswell/emmc.c
View File

@ -33,7 +33,7 @@ static const struct reg_script emmc_ops[] = {
static void emmc_init(struct device *dev)
{
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
printk(BIOS_SPEW, "%s/%s (%s)\n",
__FILE__, __func__, dev_name(dev));

4
src/soc/intel/braswell/lpe.c
View File

@ -96,7 +96,7 @@ static void setup_codec_clock(struct device *dev)
struct soc_intel_braswell_config *config;
const char *freq_str;
config = dev->chip_info;
config = config_of(dev);
switch (config->lpe_codec_clk_src) {
case LPE_CLK_SRC_XTAL:
/* XTAL driven bit2=0 */
@ -152,7 +152,7 @@ static void lpe_stash_firmware_info(struct device *dev)
static void lpe_init(struct device *dev)
{
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
printk(BIOS_SPEW, "%s/%s (%s)\n",
__FILE__, __func__, dev_name(dev));

2
src/soc/intel/braswell/lpss.c
View File

@ -139,7 +139,7 @@ static void i2c_disable_resets(struct device *dev)
static void lpss_init(struct device *dev)
{
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
int iosf_reg, nvs_index;
printk(BIOS_SPEW, "%s/%s (%s)\n",

4
src/soc/intel/braswell/pcie.c
View File

@ -141,13 +141,13 @@ static void pcie_enable(struct device *dev)
printk(BIOS_SPEW, "%s/%s (%s)\n",
__FILE__, __func__, dev_name(dev));
if (is_first_port(dev)) {
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
uint32_t reg = pci_read_config32(dev, PHYCTL2_IOSFBCTL);
pll_en_off = !!(reg & PLL_OFF_EN);
strpfusecfg = pci_read_config32(dev, STRPFUSECFG);
if (config && config->pcie_wake_enable)
if (config->pcie_wake_enable)
southcluster_smm_save_param(
SMM_SAVE_PARAM_PCIE_WAKE_ENABLE, 1);
}

2
src/soc/intel/braswell/romstage/romstage.c
View File

@ -124,7 +124,7 @@ void soc_memory_init_params(struct romstage_params *params,
return;
}
config = dev->chip_info;
config = config_of(dev);
printk(BIOS_DEBUG, "Updating UPD values for MemoryInit\n");
upd->PcdMrcInitTsegSize = CONFIG(HAVE_SMI_HANDLER) ?
config->PcdMrcInitTsegSize : 0;

5
src/soc/intel/braswell/sd.c
View File

@ -33,14 +33,11 @@
static void sd_init(struct device *dev)
{
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
printk(BIOS_SPEW, "%s/%s (%s)\n",
__FILE__, __func__, dev_name(dev));
if (config == NULL)
return;
if (config->sdcard_cap_low != 0 || config->sdcard_cap_high != 0) {
printk(BIOS_DEBUG, "Overriding SD Card controller caps.\n");
pci_write_config32(dev, CAP_OVERRIDE_LOW,

2
src/soc/intel/braswell/southcluster.c
View File

@ -286,7 +286,7 @@ static void sc_init(struct device *dev)
const unsigned long ilb_base = ILB_BASE_ADDRESS;
void *gen_pmcon1 = (void *)(PMC_BASE_ADDRESS + GEN_PMCON1);
const struct soc_irq_route *ir = &global_soc_irq_route;
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
printk(BIOS_SPEW, "%s/%s (%s)\n",
__FILE__, __func__, dev_name(dev));

4
src/soc/intel/braswell/xhci.c
View File

@ -33,9 +33,9 @@
static void xhci_init(struct device *dev)
{
struct soc_intel_braswell_config *config = dev->chip_info;
struct soc_intel_braswell_config *config = config_of(dev);
if (config && config->usb_comp_bg) {
if (config->usb_comp_bg) {
struct reg_script ops[] = {
REG_IOSF_WRITE(IOSF_PORT_USBPHY, USBPHY_COMPBG,
config->usb_comp_bg),

2
src/soc/intel/broadwell/adsp.c
View File

@ -31,7 +31,7 @@
static void adsp_init(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
struct resource *bar0, *bar1;
u32 tmp32;

6
src/soc/intel/broadwell/igd.c
View File

@ -298,7 +298,7 @@ static int gtt_poll(u32 reg, u32 mask, u32 value)
static void igd_setup_panel(struct device *dev)
{
config_t *conf = dev->chip_info;
config_t *conf = config_of(dev);
u32 reg32;
/* Setup Digital Port Hotplug */
@ -349,7 +349,7 @@ static void igd_setup_panel(struct device *dev)
static int igd_get_cdclk_haswell(u32 *const cdsel, int *const inform_pc,
struct device *const dev)
{
const config_t *const conf = dev->chip_info;
const config_t *const conf = config_of(dev);
int cdclk = conf->cdclk;
/* Check for ULX GT1 or GT2 */
@ -383,7 +383,7 @@ static int igd_get_cdclk_broadwell(u32 *const cdsel, int *const inform_pc,
struct device *const dev)
{
static const u32 cdsel_by_cdclk[] = { 0, 2, 0, 1, 3 };
const config_t *const conf = dev->chip_info;
const config_t *const conf = config_of(dev);
int cdclk = conf->cdclk;
/* Check for ULX */

8
src/soc/intel/broadwell/lpc.c
View File

@ -104,7 +104,7 @@ static void enable_hpet(struct device *dev)
static void pch_pirq_init(struct device *dev)
{
struct device *irq_dev;
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
pci_write_config8(dev, PIRQA_ROUT, config->pirqa_routing);
pci_write_config8(dev, PIRQB_ROUT, config->pirqb_routing);
@ -151,7 +151,7 @@ static void pch_power_options(struct device *dev)
u16 reg16;
const char *state;
/* Get the chip configuration */
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
int pwr_on = CONFIG_MAINBOARD_POWER_FAILURE_STATE;
/* Which state do we want to goto after g3 (power restored)?
@ -318,7 +318,7 @@ static void pch_enable_mphy(void)
static void pch_init_deep_sx(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
if (config->deep_sx_enable_ac) {
RCBA32_OR(DEEP_S3_POL, DEEP_S3_EN_AC);
@ -550,7 +550,7 @@ static void pch_lpc_add_gen_io_resources(struct device *dev, int reg_value,
static void pch_lpc_add_io_resources(struct device *dev)
{
struct resource *res;
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
/* Add the default claimed IO range for the LPC device. */
res = new_resource(dev, 0);

4
src/soc/intel/broadwell/me.c
View File

@ -971,7 +971,7 @@ static int intel_me_read_mbp(me_bios_payload *mbp_data, struct device *dev)
/* Check whether ME is present and do basic init */
static void intel_me_init(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
me_bios_path path = intel_me_path(dev);
me_bios_payload mbp_data;
int mbp_ret;
@ -1004,7 +1004,7 @@ static void intel_me_init(struct device *dev)
intel_me_print_mbp(&mbp_data);
/* Set clock enables according to devicetree */
if (config && config->icc_clock_disable)
if (config->icc_clock_disable)
me_icc_set_clock_enables(config->icc_clock_disable);
/* Make sure ME is in a mode that expects EOP */

8
src/soc/intel/broadwell/pcie.c
View File

@ -135,11 +135,9 @@ static void root_port_init_config(struct device *dev)
root_port_config_update_gbe_port();
pci_update_config8(dev, 0xe2, ~(3 << 4), (3 << 4));
if (dev->chip_info != NULL) {
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
rpc.coalesce = config->pcie_port_coalesce;
}
}
rp = root_port_number(dev);
if (rp > rpc.num_ports) {
@ -449,7 +447,7 @@ static void pcie_add_0x0202000_iobp(u32 reg)
static void pch_pcie_early(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
int do_aspm = 0;
int rp = root_port_number(dev);
@ -481,7 +479,7 @@ static void pch_pcie_early(struct device *dev)
}
/* Allow ASPM to be forced on in devicetree */
if (config && (config->pcie_port_force_aspm & (1 << (rp - 1))))
if ((config->pcie_port_force_aspm & (1 << (rp - 1))))
do_aspm = 1;
printk(BIOS_DEBUG, "PCIe Root Port %d ASPM is %sabled\n",

6
src/soc/intel/broadwell/romstage/pch.c
View File

@ -76,13 +76,9 @@ const struct reg_script pch_interrupt_init_script[] = {
static void pch_enable_lpc(void)
{
/* Lookup device tree in romstage */
const struct device *dev;
const config_t *config;
dev = pcidev_on_root(PCH_DEV_SLOT_LPC, 0);
if (!dev || !dev->chip_info)
return;
config = dev->chip_info;
config = config_of_path(PCH_DEVFN_LPC);
pci_write_config32(PCH_DEV_LPC, LPC_GEN1_DEC, config->gen1_dec);
pci_write_config32(PCH_DEV_LPC, LPC_GEN2_DEC, config->gen2_dec);

4
src/soc/intel/broadwell/sata.c
View File

@ -41,7 +41,7 @@ static inline void sir_write(struct device *dev, int idx, u32 value)
static void sata_init(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
u32 reg32;
u8 *abar;
u16 reg16;
@ -271,7 +271,7 @@ static void sata_init(struct device *dev)
static void sata_enable(struct device *dev)
{
/* Get the chip configuration */
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
u16 map = 0x0060;
map |= (config->sata_port_map ^ 0xf) << 8;

2
src/soc/intel/broadwell/serialio.c
View File

@ -170,7 +170,7 @@ static void serialio_init_once(int acpi_mode)
static void serialio_init(struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
struct resource *bar0, *bar1;
int sio_index = -1;
u32 reg32;

2
src/soc/intel/cannonlake/lpc.c
View File

@ -51,7 +51,7 @@ const struct lpc_mmio_range *soc_get_fixed_mmio_ranges()
void soc_get_gen_io_dec_range(const struct device *dev, uint32_t *gen_io_dec)
{
const config_t *config = dev->chip_info;
const config_t *config = config_of(dev);
gen_io_dec[0] = config->gen1_dec;
gen_io_dec[1] = config->gen2_dec;

2
src/soc/intel/cannonlake/memmap.c
View File

@ -168,7 +168,7 @@ static size_t calculate_reserved_mem_size(uintptr_t dram_base,
size_t reserve_mem_size;
const struct soc_intel_cannonlake_config *config;
config = dev->chip_info;
config = config_of(dev);
/* Get PRMRR size */
reserve_mem_base -= get_prmrr_size(reserve_mem_base, config);

2
src/soc/intel/cannonlake/romstage/fsp_params.c
View File

@ -103,7 +103,7 @@ void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)
const struct device *dev = pcidev_path_on_root(PCH_DEVFN_LPC);
const struct device *smbus = pcidev_path_on_root(PCH_DEVFN_SMBUS);
assert(dev != NULL);
const config_t *config = dev->chip_info;
const config_t *config = config_of(dev);
FSP_M_CONFIG *m_cfg = &mupd->FspmConfig;
FSP_M_TEST_CONFIG *tconfig = &mupd->FspmTestConfig;

2
src/soc/intel/cannonlake/sd.c
View File

@ -18,7 +18,7 @@
int sd_fill_soc_gpio_info(struct acpi_gpio* gpio, struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
if (!config->sdcard_cd_gpio)
return -1;

9
src/soc/intel/cannonlake/smihandler.c
View File

@ -78,15 +78,8 @@ static void pch_disable_heci(void)
void smihandler_soc_at_finalize(void)
{
const struct soc_intel_cannonlake_config *config;
const struct device *dev = pcidev_path_on_root(PCH_DEVFN_CSE);
if (!dev || !dev->chip_info) {
printk(BIOS_ERR, "%s: Could not find SoC devicetree config!\n",
__func__);
return ;
}
config = dev->chip_info;
config = config_of_path(PCH_DEVFN_CSE);
if (!config->HeciEnabled && CONFIG(HECI_DISABLE_USING_SMM))
pch_disable_heci();

4
src/soc/intel/common/block/lpc/lpc_lib.c
View File

@ -270,7 +270,7 @@ static void pch_lpc_interrupt_init(void)
const struct device *dev;
dev = pcidev_on_root(PCH_DEV_SLOT_LPC, 0);
if (!dev || !dev->chip_info)
if (!dev)
return;
soc_pch_pirq_init(dev);
@ -283,7 +283,7 @@ void pch_enable_lpc(void)
uint32_t gen_io_dec[LPC_NUM_GENERIC_IO_RANGES];
dev = pcidev_on_root(PCH_DEV_SLOT_LPC, 0);
if (!dev || !dev->chip_info)
if (!dev)
return;
soc_get_gen_io_dec_range(dev, gen_io_dec);

2
src/soc/intel/denverton_ns/lpc.c
View File

@ -90,7 +90,7 @@ static void pch_pirq_init(struct device *dev)
{
struct device *irq_dev;
/* Get the chip configuration */
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
/* Initialize PIRQ Routings */
write8((void *)PCH_PCR_ADDRESS(PID_ITSS, PCR_ITSS_PIRQA_ROUT),

8
src/soc/intel/denverton_ns/sata.c
View File

@ -34,16 +34,8 @@ static void sata_init(struct device *dev)
u16 reg16;
u32 abar;
/* Get the chip configuration */
config_t *config = dev->chip_info;
printk(BIOS_DEBUG, "SATA: Initializing...\n");
if (config == NULL) {
printk(BIOS_ERR, "SATA: ERROR: Device not in devicetree.cb!\n");
return;
}
/* SATA configuration is handled by the FSP */
/* Enable BARs */

2
src/soc/intel/fsp_baytrail/acpi.c
View File

@ -177,7 +177,7 @@ void acpi_fill_in_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
acpi_header_t *header = &(fadt->header);
struct device *lpcdev = pcidev_path_on_root(FADT_SOC_LPC_DEVFN);
u16 pmbase = pci_read_config16(lpcdev, ABASE) & 0xfff0;
config_t *config = lpcdev->chip_info;
config_t *config = config_of(lpcdev);
memset((void *) fadt, 0, sizeof(acpi_fadt_t));

2
src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c
View File

@ -87,7 +87,7 @@ static void ConfigureDefaultUpdData(FSP_INFO_HEADER *FspInfo, UPD_DATA_REGION *U
printk(FSP_INFO_LEVEL, "Configure Default UPD Data\n");
dev = pcidev_path_on_root(SOC_DEV_FUNC);
config = dev->chip_info;
config = config_of(dev);
/* Set up default verb tables - Just HDMI audio */
UpdData->AzaliaConfigPtr = (UINT32)&mAzaliaConfig;

4
src/soc/intel/fsp_baytrail/lpe.c
View File

@ -91,7 +91,7 @@ static void setup_codec_clock(struct device *dev)
struct soc_intel_fsp_baytrail_config *config;
const char *freq_str;
config = dev->chip_info;
config = config_of(dev);
switch (config->lpe_codec_clk_freq) {
case 19:
freq_str = "19.2";
@ -150,7 +150,7 @@ static void lpe_stash_firmware_info(struct device *dev)
static void lpe_init(struct device *dev)
{
struct soc_intel_fsp_baytrail_config *config = dev->chip_info;
struct soc_intel_fsp_baytrail_config *config = config_of(dev);
lpe_stash_firmware_info(dev);

2
src/soc/intel/fsp_baytrail/lpss.c
View File

@ -147,7 +147,7 @@ static void i2c_disable_resets(struct device *dev)
static void lpss_init(struct device *dev)
{
struct soc_intel_fsp_baytrail_config *config = dev->chip_info;
struct soc_intel_fsp_baytrail_config *config = config_of(dev);
int iosf_reg, nvs_index;
dev_ctl_reg(dev, &iosf_reg, &nvs_index);

2
src/soc/intel/fsp_broadwell_de/iou_complto.c
View File

@ -22,7 +22,7 @@
static void iou_init(struct device *dev)
{
const config_t *config = dev->chip_info;
const config_t *config = config_of(dev);
u16 devctl2;
/* pcie completion timeout

2
src/soc/intel/icelake/espi.c
View File

@ -48,7 +48,7 @@ const struct lpc_mmio_range *soc_get_fixed_mmio_ranges()
void soc_get_gen_io_dec_range(const struct device *dev, uint32_t *gen_io_dec)
{
const config_t *config = dev->chip_info;
const config_t *config = config_of(dev);
gen_io_dec[0] = config->gen1_dec;
gen_io_dec[1] = config->gen2_dec;

2
src/soc/intel/icelake/memmap.c
View File

@ -166,7 +166,7 @@ static size_t calculate_reserved_mem_size(uintptr_t dram_base,
size_t reserve_mem_size;
const struct soc_intel_icelake_config *config;
config = dev->chip_info;
config = config_of(dev);
/* Get PRMRR size */
reserve_mem_base -= get_prmrr_size(reserve_mem_base, config);

6
src/soc/intel/icelake/romstage/fsp_params.c
View File

@ -76,11 +76,11 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)
{
const struct device *dev = pcidev_on_root(0, 0);
assert(dev != NULL);
const struct soc_intel_icelake_config *config = dev->chip_info;
const struct soc_intel_icelake_config *config;
FSP_M_CONFIG *m_cfg = &mupd->FspmConfig;
config = config_of_path(SA_DEVFN_ROOT);
soc_memory_init_params(m_cfg, config);
/* Enable SMBus controller based on config */

2
src/soc/intel/icelake/sd.c
View File

@ -18,7 +18,7 @@
int sd_fill_soc_gpio_info(struct acpi_gpio *gpio, struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
if (!config->sdcard_cd_gpio)
return -1;

9
src/soc/intel/icelake/smihandler.c
View File

@ -75,15 +75,8 @@ static void pch_disable_heci(void)
void smihandler_soc_at_finalize(void)
{
const struct soc_intel_icelake_config *config;
const struct device *dev = pcidev_path_on_root(PCH_DEVFN_CSE);
if (!dev || !dev->chip_info) {
printk(BIOS_ERR, "%s: Could not find SoC devicetree config!\n",
__func__);
return;
}
config = dev->chip_info;
config = config_of_path(PCH_DEVFN_CSE);
if (!config->HeciEnabled && CONFIG(HECI_DISABLE_USING_SMM))
pch_disable_heci();

6
src/soc/intel/quark/romstage/fsp2_0.c
View File

@ -104,7 +104,6 @@ int fill_power_state(void)
void platform_fsp_memory_init_params_cb(FSPM_UPD *fspm_upd, uint32_t version)
{
FSPM_ARCH_UPD *aupd;
const struct device *dev;
const struct soc_intel_quark_config *config;
void *rmu_data;
size_t rmu_data_len;
@ -120,10 +119,7 @@ void platform_fsp_memory_init_params_cb(FSPM_UPD *fspm_upd, uint32_t version)
"Microcode file (rmu.bin) not found.");
/* Locate the configuration data from devicetree.cb */
dev = pcidev_path_on_root(LPC_DEV_FUNC);
if (!dev)
die("ERROR - LPC device not found!");
config = dev->chip_info;
config = config_of_path(LPC_DEV_FUNC);
/* Update the architectural UPD values. */
aupd = &fspm_upd->FspmArchUpd;

2
src/soc/intel/skylake/chip.c
View File

@ -93,7 +93,7 @@ struct chip_operations soc_intel_skylake_ops = {
void soc_silicon_init_params(SILICON_INIT_UPD *params)
{
struct device *dev = pcidev_path_on_root(PCH_DEVFN_LPC);
const struct soc_intel_skylake_config *config = dev->chip_info;
const struct soc_intel_skylake_config *config = config_of(dev);
int i;
memcpy(params->SerialIoDevMode, config->SerialIoDevMode,

6
src/soc/intel/skylake/finalize.c
View File

@ -76,7 +76,7 @@ static void pch_finalize_script(struct device *dev)
intel_me_status();
pmcbase = pmc_mmio_regs();
config = dev->chip_info;
config = config_of(dev);
/*
* Set low maximum temp value used for dynamic thermal sensor
@ -117,7 +117,7 @@ static void soc_lockdown(struct device *dev)
struct soc_intel_skylake_config *config;
u8 reg8;
config = dev->chip_info;
config = config_of(dev);
/* Global SMI Lock */
if (config->LockDownConfigGlobalSmi == 0) {
@ -134,7 +134,7 @@ static void soc_finalize(void *unused)
dev = PCH_DEV_PMC;
/* Check if PMC is enabled, else return */
if (dev == NULL || dev->chip_info == NULL)
if (dev == NULL)
return;
printk(BIOS_DEBUG, "Finalizing chipset.\n");

2
src/soc/intel/skylake/graphics.c
View File

@ -36,7 +36,7 @@ uintptr_t fsp_soc_get_igd_bar(void)
static void graphics_setup_panel(struct device *dev)
{
struct soc_intel_skylake_config *conf = dev->chip_info;
struct soc_intel_skylake_config *conf = config_of(dev);
struct resource *mmio_res;
uint8_t *base;
u32 reg32;

4
src/soc/intel/skylake/irq.c
View File

@ -224,7 +224,7 @@ void soc_irq_settings(FSP_SIL_UPD *params)
uint32_t i, intdeventry;
u8 irq_config[PCH_MAX_IRQ_CONFIG];
const struct device *dev = pcidev_path_on_root(PCH_DEVFN_LPC);
const struct soc_intel_skylake_config *config = dev->chip_info;
const struct soc_intel_skylake_config *config = config_of(dev);
/* Get Device Int Count */
intdeventry = ARRAY_SIZE(devintconfig);
@ -295,7 +295,7 @@ void soc_irq_settings(FSP_SIL_UPD *params)
void soc_pch_pirq_init(const struct device *dev)
{
const config_t *config = dev->chip_info;
const config_t *config = config_of(dev);
uint8_t pch_interrupt_routing[MAX_PXRC_CONFIG];
struct device *irq_dev;

4
src/soc/intel/skylake/lpc.c
View File

@ -69,7 +69,7 @@ static void pch_enable_ioapic(struct device *dev)
void soc_get_gen_io_dec_range(const struct device *dev, uint32_t *gen_io_dec)
{
const config_t *config = dev->chip_info;
const config_t *config = config_of(dev);
gen_io_dec[0] = config->gen1_dec;
gen_io_dec[1] = config->gen2_dec;
@ -98,7 +98,7 @@ static const struct reg_script pch_misc_init_script[] = {
void lpc_soc_init(struct device *dev)
{
const config_t *const config = dev->chip_info;
const config_t *const config = config_of(dev);
/* Legacy initialization */
isa_dma_init();

2
src/soc/intel/skylake/memmap.c
View File

@ -207,7 +207,7 @@ static size_t calculate_reserved_mem_size(uintptr_t dram_base)
size_t reserve_mem_size;
const struct soc_intel_skylake_config *config;
config = dev->chip_info;
config = config_of(dev);
/* Get PRMRR size */
reserve_mem_base -= get_prmrr_size(reserve_mem_base, config);

8
src/soc/intel/skylake/pmutil.c
View File

@ -177,13 +177,7 @@ void soc_get_gpi_gpe_configs(uint8_t *dw0, uint8_t *dw1, uint8_t *dw2)
{
DEVTREE_CONST struct soc_intel_skylake_config *config;
/* Look up the device in devicetree */
DEVTREE_CONST struct device *dev = pcidev_path_on_root(PCH_DEVFN_PMC);
if (!dev || !dev->chip_info) {
printk(BIOS_ERR, "BUG! Could not find SOC devicetree config\n");
return;
}
config = dev->chip_info;
config = config_of_path(PCH_DEVFN_PMC);
/* Assign to out variable */
*dw0 = config->gpe0_dw0;

14
src/soc/intel/skylake/romstage/romstage.c
View File

@ -39,26 +39,26 @@
/* SOC initialization before RAM is enabled */
void soc_pre_ram_init(struct romstage_params *params)
{
const struct soc_intel_skylake_config *config;
/* Program MCHBAR and DMIBAR */
systemagent_early_init();
const struct device *const dev = pcidev_path_on_root(PCH_DEVFN_LPC);
const struct soc_intel_skylake_config *const config =
dev ? dev->chip_info : NULL;
config = config_of_path(PCH_DEVFN_LPC);
/* Force a full memory train if RMT is enabled */
params->disable_saved_data = config && config->Rmt;
params->disable_saved_data = config->Rmt;
}
/* UPD parameters to be initialized before MemoryInit */
void soc_memory_init_params(struct romstage_params *params,
MEMORY_INIT_UPD *upd)
{
const struct device *dev;
const struct soc_intel_skylake_config *config;
/* Set the parameters for MemoryInit */
dev = pcidev_on_root(PCH_DEV_SLOT_LPC, 0);
config = dev->chip_info;
config = config_of_path(PCH_DEVFN_LPC);
/*
* Set IGD stolen size to 64MB. The FBC hardware for skylake does not

4
src/soc/intel/skylake/romstage/romstage_fsp20.c
View File

@ -326,13 +326,11 @@ static void soc_primary_gfx_config_params(FSP_M_CONFIG *m_cfg,
void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)
{
const struct device *dev;
const struct soc_intel_skylake_config *config;
FSP_M_CONFIG *m_cfg = &mupd->FspmConfig;
FSP_M_TEST_CONFIG *m_t_cfg = &mupd->FspmTestConfig;
dev = pcidev_on_root(PCH_DEV_SLOT_LPC, 0);
config = dev->chip_info;
config = config_of_path(PCH_DEVFN_LPC);
soc_memory_init_params(m_cfg, config);
soc_peg_init_params(m_cfg, m_t_cfg, config);

2
src/soc/intel/skylake/sd.c
View File

@ -18,7 +18,7 @@
int sd_fill_soc_gpio_info(struct acpi_gpio* gpio, struct device *dev)
{
config_t *config = dev->chip_info;
config_t *config = config_of(dev);
/* Nothing to write if GPIO is not set in devicetree */
if(!config->sdcard_cd_gpio_default && !config->sdcard_cd_gpio.pins[0])

4
src/soc/intel/skylake/systemagent.c
View File

@ -52,12 +52,12 @@ void soc_add_fixed_mmio_resources(struct device *dev, int *index)
{ GDXCBAR, GDXC_BASE_ADDRESS, GDXC_BASE_SIZE, "GDXCBAR" },
{ EDRAMBAR, EDRAM_BASE_ADDRESS, EDRAM_BASE_SIZE, "EDRAMBAR" },
};
const struct soc_intel_skylake_config *const config = dev->chip_info;
const struct soc_intel_skylake_config *const config = config_of(dev);
sa_add_fixed_mmio_resources(dev, index, soc_fixed_resources,
ARRAY_SIZE(soc_fixed_resources));
if (!(config && config->ignore_vtd) && soc_is_vtd_capable()) {
if (!config->ignore_vtd && soc_is_vtd_capable()) {
if (igd_dev && igd_dev->enabled)
sa_add_fixed_mmio_resources(dev, index,
&soc_gfxvt_mmio_descriptor, 1);

2
src/soc/intel/skylake/thermal.c
View File

@ -66,7 +66,7 @@ static uint16_t pch_get_ltt_value(struct device *dev)
uint16_t ltt_value;
uint16_t trip_temp = DEFAULT_TRIP_TEMP;
config = dev->chip_info;
config = config_of(dev);
if (config->pch_trip_temp)
trip_temp = config->pch_trip_temp;