src: Drop unused include <arch/acpi.h>

Change-Id: I1f44ffeb54955ed660162a791c6281f292b1116a
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/31715
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>

src/cpu/amd/pi/00630F01/model_15_init.c

@@ -26,7 +26,6 @@
 #include <cpu/x86/lapic.h>
 #include <cpu/cpu.h>
 #include <cpu/x86/cache.h>
-#include <arch/acpi.h>
 
 static void model_15_init(struct device *dev)
 {

src/cpu/amd/pi/00660F01/model_15_init.c

@@ -25,7 +25,6 @@
 #include <cpu/x86/lapic.h>
 #include <cpu/cpu.h>
 #include <cpu/x86/cache.h>
-#include <arch/acpi.h>
 
 #include <amdlib.h>
 #include <PspBaseLib.h>

src/cpu/amd/pi/00730F01/model_16_init.c

@@ -25,7 +25,6 @@
 #include <cpu/x86/lapic.h>
 #include <cpu/cpu.h>
 #include <cpu/x86/cache.h>
-#include <arch/acpi.h>
 
 static void model_16_init(struct device *dev)
 {

src/cpu/intel/haswell/romstage.c

@@ -24,7 +24,6 @@
 #include <halt.h>
 #include <lib.h>
 #include <timestamp.h>
-#include <arch/acpi.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
 #include <cbmem.h>

src/cpu/x86/mtrr/mtrr.c

@@ -33,7 +33,6 @@
 #include <cpu/x86/mtrr.h>
 #include <cpu/x86/cache.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <memrange.h>
 #include <cpu/amd/mtrr.h>
 #include <assert.h>

src/mainboard/amd/bettong/mainboard.c

@@ -15,7 +15,6 @@
 
 #include <console/console.h>
 #include <device/device.h>
-#include <arch/acpi.h>
 #include <agesawrapper.h>
 #include <southbridge/amd/common/amd_pci_util.h>
 

src/mainboard/amd/db-ft3b-lc/mainboard.c

@@ -14,7 +14,6 @@
  * GNU General Public License for more details.
  */
 
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <device/device.h>
 #include <device/pci.h>

src/mainboard/amd/gardenia/mainboard.c

@@ -15,7 +15,6 @@
 
 #include <console/console.h>
 #include <device/device.h>
-#include <arch/acpi.h>
 #include <amdblocks/agesawrapper.h>
 #include <amdblocks/amd_pci_util.h>
 #include <soc/southbridge.h>

src/mainboard/amd/lamar/mainboard.c

@@ -17,7 +17,6 @@
 #include <device/device.h>
 #include <device/pci.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 #include <cpu/x86/msr.h>
 #include <cpu/amd/mtrr.h>
 #include <northbridge/amd/pi/00630F01/pci_devs.h>

src/mainboard/amd/olivehillplus/mainboard.c

@@ -17,7 +17,6 @@
 #include <device/device.h>
 #include <device/pci.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 #include <cpu/x86/msr.h>
 #include <cpu/amd/mtrr.h>
 

src/mainboard/amd/thatcher/romstage.c

@@ -16,7 +16,6 @@
 #include <stdint.h>
 #include <string.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 #include <arch/io.h>
 #include <device/pci_ops.h>
 #include <commonlib/loglevel.h>

src/mainboard/asrock/imb-a180/romstage.c

@@ -16,7 +16,6 @@
 #include <stdint.h>
 #include <string.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 #include <arch/io.h>
 #include <device/pci_ops.h>
 #include <commonlib/loglevel.h>

src/mainboard/asus/p5gc-mx/romstage.c

@@ -24,7 +24,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <superio/winbond/common/winbond.h>
 #include <superio/winbond/w83627dhg/w83627dhg.h>
 #include <console/console.h>

src/mainboard/bap/ode_e21XX/mainboard.c

@@ -17,7 +17,6 @@
 #include <device/device.h>
 #include <device/pci.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 #include <cpu/x86/msr.h>
 #include <cpu/amd/mtrr.h>
 

src/mainboard/getac/p470/romstage.c

@@ -21,7 +21,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <pc80/mc146818rtc.h>
 #include <console/console.h>
 #include <cpu/x86/bist.h>

src/mainboard/gigabyte/ga-945gcm-s2l/romstage.c

@@ -21,7 +21,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <superio/ite/it8718f/it8718f.h>
 #include <superio/ite/common/ite.h>
 #include <console/console.h>

src/mainboard/intel/bayleybay_fsp/mainboard.c

@@ -22,7 +22,6 @@
 #if IS_ENABLED(CONFIG_VGA_ROM_RUN)
 #include <x86emu/x86emu.h>
 #endif
-#include <arch/acpi.h>
 #include <arch/interrupt.h>
 #include <boot/coreboot_tables.h>
 

src/mainboard/intel/bayleybay_fsp/romstage.c

@@ -24,7 +24,6 @@
 #include <soc/lpc.h>
 #include <soc/pci_devs.h>
 #include <soc/romstage.h>
-#include <soc/acpi.h>
 #include <soc/baytrail.h>
 #include <drivers/intel/fsp1_0/fsp_util.h>
 

src/mainboard/intel/camelbackmountain_fsp/mainboard.c

@@ -22,7 +22,6 @@
 #if IS_ENABLED(CONFIG_VGA_ROM_RUN)
 #include <x86emu/x86emu.h>
 #endif
-#include <arch/acpi.h>
 #include <arch/interrupt.h>
 #include <boot/coreboot_tables.h>
 

src/mainboard/intel/dcp847ske/early_southbridge.c

@@ -21,7 +21,6 @@
 #include <arch/io.h>
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <northbridge/intel/sandybridge/raminit_native.h>
 

src/mainboard/intel/emeraldlake2/romstage.c

@@ -21,7 +21,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <superio/smsc/sio1007/chip.h>
 #include <northbridge/intel/sandybridge/sandybridge.h>
 #include <northbridge/intel/sandybridge/raminit.h>

src/mainboard/intel/kblrvp/smihandler.c

@@ -14,7 +14,6 @@
  * GNU General Public License for more details.
  */
 
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <cpu/x86/smm.h>
 #include <elog.h>

src/mainboard/kontron/ktqm77/mainboard.c

@@ -25,7 +25,6 @@
 #include <x86emu/x86emu.h>
 #endif
 #include <pc80/mc146818rtc.h>
-#include <arch/acpi.h>
 #include <arch/interrupt.h>
 #include <boot/coreboot_tables.h>
 #include <southbridge/intel/bd82x6x/pch.h>

src/mainboard/kontron/ktqm77/romstage.c

@@ -16,7 +16,6 @@
 
 #include <stdint.h>
 #include <string.h>
-#include <arch/acpi.h>
 #include <device/pnp_ops.h>
 #include <device/pci_ops.h>
 #include <cpu/x86/lapic.h>

src/mainboard/lenovo/t60/romstage.c

@@ -25,7 +25,6 @@
 #include <device/pci_def.h>
 #include <device/pnp_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <cpu/x86/bist.h>
 #include <cpu/intel/romstage.h>

src/mainboard/lenovo/x1_carbon_gen1/romstage.c

@@ -23,7 +23,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <northbridge/intel/sandybridge/sandybridge.h>
 #include <northbridge/intel/sandybridge/raminit_native.h>

src/mainboard/lenovo/x230/romstage.c

@@ -22,7 +22,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <northbridge/intel/sandybridge/sandybridge.h>
 #include <northbridge/intel/sandybridge/raminit_native.h>
 #include <southbridge/intel/bd82x6x/pch.h>

src/mainboard/lippert/frontrunner-af/mainboard.c

@@ -22,7 +22,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <southbridge/amd/sb800/sb800.h>
-#include <arch/acpi.h>
 #include <southbridge/amd/cimx/sb800/SBPLATFORM.h>
 #include <vendorcode/amd/cimx/sb800/OEM.h> /* SMBUS0_BASE_ADDRESS */
 #include <southbridge/amd/cimx/sb800/gpio_oem.h>

src/mainboard/lippert/toucan-af/mainboard.c

@@ -21,7 +21,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <southbridge/amd/sb800/sb800.h>
-#include <arch/acpi.h>
 #include <southbridge/amd/cimx/sb800/SBPLATFORM.h>
 #include <vendorcode/amd/cimx/sb800/OEM.h> /* SMBUS0_BASE_ADDRESS */
 #include <southbridge/amd/cimx/sb800/gpio_oem.h>

src/mainboard/pcengines/apu1/mainboard.c

@@ -22,7 +22,6 @@
 #include <device/pci_def.h>
 #include <southbridge/amd/common/amd_pci_util.h>
 #include <southbridge/amd/cimx/cimx_util.h>
-#include <arch/acpi.h>
 #include <smbios.h>
 #include <string.h>
 #include <southbridge/amd/cimx/sb800/SBPLATFORM.h>

src/mainboard/pcengines/apu2/mainboard.c

@@ -13,7 +13,6 @@
  * GNU General Public License for more details.
  */
 
-#include <arch/acpi.h>
 #include <device/mmio.h>
 #include <device/pci_ops.h>
 #include <console/console.h>

src/mainboard/roda/rk886ex/romstage.c

@@ -23,7 +23,6 @@
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
-#include <arch/acpi.h>
 #include <pc80/mc146818rtc.h>
 #include <console/console.h>
 #include <cpu/x86/bist.h>

src/mainboard/samsung/lumpy/romstage.c

@@ -22,7 +22,6 @@
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
 #include <cbfs.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <bootmode.h>
 #include <northbridge/intel/sandybridge/sandybridge.h>

src/mainboard/samsung/stumpy/romstage.c

@@ -21,7 +21,6 @@
 #include <device/pci_def.h>
 #include <cpu/x86/lapic.h>
 #include <pc80/mc146818rtc.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <bootmode.h>
 #include <superio/ite/common/ite.h>

src/mainboard/siemens/mc_bdx1/mainboard.c

@@ -26,7 +26,6 @@
 #if IS_ENABLED(CONFIG_VGA_ROM_RUN)
 #include <x86emu/x86emu.h>
 #endif
-#include <arch/acpi.h>
 #include <device/mmio.h>
 #include <arch/interrupt.h>
 #include <boot/coreboot_tables.h>

src/mainboard/siemens/mc_tcu3/mainboard.c

@@ -22,7 +22,6 @@
 #if IS_ENABLED(CONFIG_VGA_ROM_RUN)
 #include <x86emu/x86emu.h>
 #endif
-#include <arch/acpi.h>
 #include <arch/interrupt.h>
 #include <boot/coreboot_tables.h>
 #include <hwilib.h>

src/northbridge/intel/gm45/iommu.c

@@ -19,7 +19,6 @@
 
 #include <device/pci_ops.h>
 #include <device/pci_def.h>
-#include <arch/acpi.h>
 
 #include "gm45.h"
 

src/northbridge/intel/gm45/northbridge.c

@@ -27,7 +27,6 @@
 #include <cpu/intel/smm/gen1/smi.h>
 #include "chip.h"
 #include "gm45.h"
-#include "arch/acpi.h"
 
 /* Reserve segments A and B:
  *

src/northbridge/intel/i945/early_init.c

@@ -16,7 +16,6 @@
 #include <stdint.h>
 #include <stdlib.h>
 #include <console/console.h>
-#include <arch/acpi.h>
 #include <arch/io.h>
 #include <device/pci_ops.h>
 #include <device/pci_def.h>

src/northbridge/intel/sandybridge/early_init.c

@@ -19,7 +19,6 @@
 #include <console/console.h>
 #include <arch/io.h>
 #include <device/pci_ops.h>
-#include <arch/acpi.h>
 #include <device/pci_def.h>
 #include <elog.h>
 #include <pc80/mc146818rtc.h>

src/soc/amd/common/block/pi/heapmanager.c

@@ -13,7 +13,6 @@
 
 
 #include <amdblocks/agesawrapper.h>
-#include <arch/acpi.h>
 #include <amdblocks/BiosCallOuts.h>
 #include <cbmem.h>
 #include <string.h>

src/soc/intel/baytrail/placeholders.c

@@ -12,7 +12,6 @@
  * GNU General Public License for more details.
  */
 
-#include <arch/acpi.h>
 #include <device/pci_rom.h>
 #include <soc/acpi.h>
 

src/soc/intel/braswell/placeholders.c

@@ -13,7 +13,6 @@
  * GNU General Public License for more details.
  */
 
-#include <arch/acpi.h>
 #include <device/pci_rom.h>
 #include <soc/acpi.h>
 

src/soc/intel/braswell/xhci.c

@@ -15,7 +15,6 @@
  *
  */
 
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <device/device.h>
 #include <device/pci.h>

src/soc/intel/broadwell/cpu.c

@@ -18,7 +18,6 @@
 #include <device/device.h>
 #include <device/pci.h>
 #include <string.h>
-#include <arch/acpi.h>
 #include <arch/cpu.h>
 #include <cpu/cpu.h>
 #include <cpu/x86/mtrr.h>

src/soc/intel/denverton_ns/systemagent.c

@@ -16,7 +16,6 @@
  */
 
 #include <console/console.h>
-#include <arch/acpi.h>
 #include <device/mmio.h>
 #include <device/pci_ops.h>
 #include <stdint.h>

src/soc/intel/fsp_broadwell_de/ramstage.c

@@ -16,7 +16,6 @@
 
 #include <stdlib.h>
 #include <arch/cpu.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <cpu/intel/microcode.h>
 #include <cpu/x86/cr.h>

src/southbridge/amd/agesa/hudson/early_setup.c

@@ -19,7 +19,6 @@
 #include <stdint.h>
 #include <arch/io.h>
 #include <device/pci_ops.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <reset.h>
 #include "hudson.h"

src/southbridge/amd/agesa/hudson/hudson.c

@@ -14,10 +14,7 @@
  */
 
 #include <console/console.h>
-
 #include <device/mmio.h>
-#include <arch/acpi.h>
-
 #include <device/device.h>
 #include <device/pci.h>
 #include <device/pci_def.h>

src/southbridge/amd/pi/hudson/early_setup.c

@@ -21,7 +21,6 @@
 #include <arch/io.h>
 #include <device/mmio.h>
 #include <device/pci_ops.h>
-#include <arch/acpi.h>
 #include <console/console.h>
 #include <reset.h>
 #include "hudson.h"