GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/siemens/mc_ehl2: Disable PCI clock outputs on XIO bridge 

On this mainboard there are legacy PCI devices connected behind a
PCIe-2-PCI bridge. Not all clock outputs of this bridge are used. This
patch disables the unused PCI clock outputs on the XIO2001 bridge.

Change-Id: Iedbf0abfa554e0a6ad5b1d1741f4e9934103d171
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/63931
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Mario Scheithauer 2022-04-28 14:48:23 +02:00 committed by Felix Held
parent 0a635ab1e8
commit 89c497b6d1
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/siemens/mc_ehl/variants/mc_ehl2/mainboard.c
View File

@ -2,6 +2,7 @@
#include <baseboard/variants.h> #include <baseboard/variants.h>
#include <bootstate.h> #include <bootstate.h>
#include <device/pci_ids.h>
#include <gpio.h> #include <gpio.h>
#include <intelblocks/pcr.h> #include <intelblocks/pcr.h>
#include <soc/gpio.h> #include <soc/gpio.h>
@ -9,9 +10,16 @@
void variant_mainboard_final(void) void variant_mainboard_final(void)
{ {
struct device *dev;
/* PIR8 register mapping for PCIe root ports /* PIR8 register mapping for PCIe root ports
INTA#->PIRQC#, INTB#->PIRQD#, INTC#->PIRQA#, INTD#-> PIRQB# */ INTA#->PIRQC#, INTB#->PIRQD#, INTC#->PIRQA#, INTD#-> PIRQB# */
pcr_write16(PID_ITSS, 0x3150, 0x1032); pcr_write16(PID_ITSS, 0x3150, 0x1032);
/* Disable clock outputs 1-5 (CLKOUT) for XIO2001 PCIe to PCI Bridge. */
dev = dev_find_device(PCI_VID_TI, PCI_DID_TI_XIO2001, 0);
if (dev)
pci_write_config8(dev, 0xd8, 0x3e);
} }
static void finalize_boot(void *unused) static void finalize_boot(void *unused)