GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/apollolake: Fix indentation for the PMC (pm.h) macros 

This patch fixes the alignment of the PMC macros defined in the
pm.h file.

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ia8d35a5d104658b7900fde7f7b8c6f88530a614e
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72129
Reviewed-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Subrata Banik 2023-01-20 12:29:24 +05:30
parent b81ad9c6b1
commit 89faeca93d
1 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
src/soc/intel/apollolake/include/soc/pm.h
View File

@ -165,21 +165,21 @@
WARM_RESET_STS | GLOBAL_RESET_STS | \ WARM_RESET_STS | GLOBAL_RESET_STS | \
SRS | MS4V) SRS | MS4V)
#define GEN_PMCON2 0x1024 #define GEN_PMCON2 0x1024
# define LPC_LPB_CLK_CTRL ((1 << 11) | (1 << 12) | (1 << 13)) #define LPC_LPB_CLK_CTRL ((1 << 11) | (1 << 12) | (1 << 13))
# define BIOS_PCI_EXP_EN (1 << 10) #define BIOS_PCI_EXP_EN (1 << 10)
# define PWRBTN_LVL (1 << 9) #define PWRBTN_LVL (1 << 9)
# define SMI_LOCK (1 << 4) #define SMI_LOCK (1 << 4)
# define PER_SMI_SEL (1 << 0) #define PER_SMI_SEL (1 << 0)
#define GEN_PMCON3 0x1028 #define GEN_PMCON3 0x1028
# define SLP_S3_ASSERT_WIDTH_SHIFT 10 #define SLP_S3_ASSERT_WIDTH_SHIFT 10
# define SLP_S3_ASSERT_MASK (0x3 << SLP_S3_ASSERT_WIDTH_SHIFT) #define SLP_S3_ASSERT_MASK (0x3 << SLP_S3_ASSERT_WIDTH_SHIFT)
# define SLP_S3_ASSERT_60_USEC 0x0 #define SLP_S3_ASSERT_60_USEC 0x0
# define SLP_S3_ASSERT_1_MSEC 0x1 #define SLP_S3_ASSERT_1_MSEC 0x1
# define SLP_S3_ASSERT_50_MSEC 0x2 #define SLP_S3_ASSERT_50_MSEC 0x2
# define SLP_S3_ASSERT_2_SEC 0x3 #define SLP_S3_ASSERT_2_SEC 0x3
#define ETR 0x1048 #define ETR 0x1048
# define CF9_LOCK (1 << 31) #define CF9_LOCK (1 << 31)
# define CF9_GLB_RST (1 << 20) #define CF9_GLB_RST (1 << 20)
#define GPIO_GPE_CFG 0x1050 #define GPIO_GPE_CFG 0x1050
#define GPE0_DWX_MASK 0xf #define GPE0_DWX_MASK 0xf
#define GPE0_DW_SHIFT(x) (4 + 4*(x)) #define GPE0_DW_SHIFT(x) (4 + 4*(x))