GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix compilation of VIA CN700 northbridge code with gcc 4.6 

Change-Id: Ia52d21c5c467ec08bc7b958ee1a8e37e7d3e025b
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/265
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
Stefan Reinauer 2011-10-13 17:03:04 -07:00
parent b9d60c9ac8
commit 89fcdec972
1 changed files with 10 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/northbridge/via/cn700/raminit.c
View File

@ -179,12 +179,20 @@ static void sdram_set_size(const struct mem_controller *ctrl)
case 0x01: case 0x01:
result = 0x10; /* 1GB */ result = 0x10; /* 1GB */
break; break;
default:
result = 0;
} }
if (result == 0xff) switch (result) {
case 0xff:
die("DRAM module size too big, not supported by CN700\n"); die("DRAM module size too big, not supported by CN700\n");
else break;
case 0:
die("DRAM module has unknown density\n");
break;
default:
printk(BIOS_DEBUG, "Found %iMB of ram\n", result * ranks * 64); printk(BIOS_DEBUG, "Found %iMB of ram\n", result * ranks * 64);
}
pci_write_config8(ctrl->d0f3, 0x40, result); pci_write_config8(ctrl->d0f3, 0x40, result);
pci_write_config8(ctrl->d0f3, 0x48, 0x00); pci_write_config8(ctrl->d0f3, 0x48, 0x00);