hatch: Create wyvern variant
Create the wyvern variant of the puff reference board by copying the template files to a new directory named for the variant. (Auto-Generated by create_coreboot_variant.sh version 4.1.1). BUG=b:158269582 BRANCH=None TEST=util/abuild/abuild -p none -t google/hatch -x -a make sure the build includes GOOGLE_WYVERN Signed-off-by: Paul Fagerburg <pfagerburg@google.com> Change-Id: Id7a090058d2926707495387f7e90b3b8ed83dac7 Reviewed-on: https://review.coreboot.org/c/coreboot/+/42551 Reviewed-by: Edward O'Callaghan <quasisec@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Paul Fagerburg
Edward O'Callaghan
parent
394b5fabf4
commit
8af1bcd38f
|
|
@ -135,6 +135,7 @@ config MAINBOARD_PART_NUMBER
|
||||||
default "Puff" if BOARD_GOOGLE_PUFF
|
default "Puff" if BOARD_GOOGLE_PUFF
|
||||||
default "Stryke" if BOARD_GOOGLE_STRYKE
|
default "Stryke" if BOARD_GOOGLE_STRYKE
|
||||||
default "Sushi" if BOARD_GOOGLE_SUSHI
|
default "Sushi" if BOARD_GOOGLE_SUSHI
|
||||||
|
default "Wyvern" if BOARD_GOOGLE_WYVERN
|
||||||
|
|
||||||
config OVERRIDE_DEVICETREE
|
config OVERRIDE_DEVICETREE
|
||||||
string
|
string
|
||||||
|
|
@ -167,6 +168,7 @@ config VARIANT_DIR
|
||||||
default "puff" if BOARD_GOOGLE_PUFF
|
default "puff" if BOARD_GOOGLE_PUFF
|
||||||
default "stryke" if BOARD_GOOGLE_STRYKE
|
default "stryke" if BOARD_GOOGLE_STRYKE
|
||||||
default "sushi" if BOARD_GOOGLE_SUSHI
|
default "sushi" if BOARD_GOOGLE_SUSHI
|
||||||
|
default "wyvern" if BOARD_GOOGLE_WYVERN
|
||||||
|
|
||||||
config VBOOT
|
config VBOOT
|
||||||
select HAS_RECOVERY_MRC_CACHE
|
select HAS_RECOVERY_MRC_CACHE
|
||||||
|
|
|
||||||
|
|
@ -93,3 +93,7 @@ config BOARD_GOOGLE_STRYKE
|
||||||
config BOARD_GOOGLE_SUSHI
|
config BOARD_GOOGLE_SUSHI
|
||||||
bool "-> Sushi"
|
bool "-> Sushi"
|
||||||
select BOARD_GOOGLE_BASEBOARD_HATCH
|
select BOARD_GOOGLE_BASEBOARD_HATCH
|
||||||
|
|
||||||
|
config BOARD_GOOGLE_WYVERN
|
||||||
|
bool "-> Wyvern"
|
||||||
|
select BOARD_GOOGLE_BASEBOARD_PUFF
|
||||||
|
|
|
||||||
|
|
@ -0,0 +1,4 @@
|
||||||
|
## SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
|
||||||
|
ramstage-y += gpio.c
|
||||||
|
bootblock-y += gpio.c
|
||||||
|
|
@ -0,0 +1,115 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
#include <baseboard/gpio.h>
|
||||||
|
#include <baseboard/variants.h>
|
||||||
|
#include <commonlib/helpers.h>
|
||||||
|
|
||||||
|
static const struct pad_config gpio_table[] = {
|
||||||
|
/* A16 : SD_OC_ODL */
|
||||||
|
PAD_CFG_GPI(GPP_A16, NONE, DEEP),
|
||||||
|
/* A18 : LAN_PE_ISOLATE_ODL */
|
||||||
|
PAD_CFG_GPO(GPP_A18, 1, DEEP),
|
||||||
|
/* A23 : M2_WLAN_INT_ODL */
|
||||||
|
PAD_CFG_GPI_APIC(GPP_A23, NONE, PLTRST, LEVEL, INVERT),
|
||||||
|
|
||||||
|
/* B5 : LAN_CLKREQ_ODL */
|
||||||
|
PAD_CFG_NF(GPP_B5, NONE, DEEP, NF1),
|
||||||
|
|
||||||
|
/* C0 : SMBCLK */
|
||||||
|
PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1),
|
||||||
|
/* C1 : SMBDATA */
|
||||||
|
PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1),
|
||||||
|
/* C6: M2_WLAN_WAKE_ODL */
|
||||||
|
PAD_CFG_GPI_SCI_LOW(GPP_C6, NONE, DEEP, EDGE_SINGLE),
|
||||||
|
/* C7 : LAN_WAKE_ODL */
|
||||||
|
PAD_CFG_GPI_SCI_LOW(GPP_C7, NONE, DEEP, EDGE_SINGLE),
|
||||||
|
/* C10 : PCH_PCON_RST_ODL */
|
||||||
|
PAD_CFG_GPO(GPP_C10, 1, DEEP),
|
||||||
|
/* C11 : PCH_PCON_PDB_ODL */
|
||||||
|
PAD_CFG_GPO(GPP_C11, 1, DEEP),
|
||||||
|
/* C15 : WLAN_OFF_L */
|
||||||
|
PAD_CFG_GPO(GPP_C15, 1, DEEP),
|
||||||
|
|
||||||
|
/* E2 : EN_PP_MST_OD */
|
||||||
|
PAD_CFG_GPO(GPP_E2, 1, DEEP),
|
||||||
|
/* E9 : USB_A0_OC_ODL */
|
||||||
|
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
|
||||||
|
/* E10 : USB_A1_OC_ODL */
|
||||||
|
PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),
|
||||||
|
|
||||||
|
/* F11 : EMMC_CMD */
|
||||||
|
PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1),
|
||||||
|
/* F12 : EMMC_DATA0 */
|
||||||
|
PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),
|
||||||
|
/* F13 : EMMC_DATA1 */
|
||||||
|
PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),
|
||||||
|
/* F14 : EMMC_DATA2 */
|
||||||
|
PAD_CFG_NF(GPP_F14, NONE, DEEP, NF1),
|
||||||
|
/* F15 : EMMC_DATA3 */
|
||||||
|
PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),
|
||||||
|
/* F16 : EMMC_DATA4 */
|
||||||
|
PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),
|
||||||
|
/* F17 : EMMC_DATA5 */
|
||||||
|
PAD_CFG_NF(GPP_F17, NONE, DEEP, NF1),
|
||||||
|
/* F18 : EMMC_DATA6 */
|
||||||
|
PAD_CFG_NF(GPP_F18, NONE, DEEP, NF1),
|
||||||
|
/* F19 : EMMC_DATA7 */
|
||||||
|
PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1),
|
||||||
|
/* F20 : EMMC_RCLK */
|
||||||
|
PAD_CFG_NF(GPP_F20, NONE, DEEP, NF1),
|
||||||
|
/* F21 : EMMC_CLK */
|
||||||
|
PAD_CFG_NF(GPP_F21, NONE, DEEP, NF1),
|
||||||
|
/* F22 : EMMC_RST_L */
|
||||||
|
PAD_CFG_NF(GPP_F22, NONE, DEEP, NF1),
|
||||||
|
|
||||||
|
/* H4: PCH_I2C_PCON_SDA */
|
||||||
|
PAD_CFG_NF(GPP_H4, NONE, DEEP, NF1),
|
||||||
|
/* H5: PCH_I2C_PCON_SCL */
|
||||||
|
PAD_CFG_NF(GPP_H5, NONE, DEEP, NF1),
|
||||||
|
/* H22 : PWM_PP3300_BIOZZER */
|
||||||
|
PAD_CFG_GPO(GPP_H22, 0, DEEP),
|
||||||
|
};
|
||||||
|
|
||||||
|
const struct pad_config *override_gpio_table(size_t *num)
|
||||||
|
{
|
||||||
|
*num = ARRAY_SIZE(gpio_table);
|
||||||
|
return gpio_table;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Early pad configuration in bootblock */
|
||||||
|
static const struct pad_config early_gpio_table[] = {
|
||||||
|
/* B14 : GPP_B14_STRAP */
|
||||||
|
PAD_NC(GPP_B14, NONE),
|
||||||
|
/* B22 : GPP_B22_STRAP */
|
||||||
|
PAD_NC(GPP_B22, NONE),
|
||||||
|
/* E19 : GPP_E19_STRAP */
|
||||||
|
PAD_NC(GPP_E19, NONE),
|
||||||
|
/* E21 : GPP_E21_STRAP */
|
||||||
|
PAD_NC(GPP_E21, NONE),
|
||||||
|
/* B15 : H1_SLAVE_SPI_CS_L */
|
||||||
|
PAD_CFG_NF(GPP_B15, NONE, DEEP, NF1),
|
||||||
|
/* B16 : H1_SLAVE_SPI_CLK */
|
||||||
|
PAD_CFG_NF(GPP_B16, NONE, DEEP, NF1),
|
||||||
|
/* B17 : H1_SLAVE_SPI_MISO_R */
|
||||||
|
PAD_CFG_NF(GPP_B17, NONE, DEEP, NF1),
|
||||||
|
/* B18 : H1_SLAVE_SPI_MOSI_R */
|
||||||
|
PAD_CFG_NF(GPP_B18, NONE, DEEP, NF1),
|
||||||
|
/* C14 : BT_DISABLE_L */
|
||||||
|
PAD_CFG_GPO(GPP_C14, 0, DEEP),
|
||||||
|
/* PCH_WP_OD */
|
||||||
|
PAD_CFG_GPI(GPP_C20, NONE, DEEP),
|
||||||
|
/* C21 : H1_PCH_INT_ODL */
|
||||||
|
PAD_CFG_GPI_APIC(GPP_C21, NONE, PLTRST, LEVEL, INVERT),
|
||||||
|
/* C23 : WLAN_PE_RST# */
|
||||||
|
PAD_CFG_GPO(GPP_C23, 1, DEEP),
|
||||||
|
/* E1 : M2_SSD_PEDET */
|
||||||
|
PAD_CFG_NF(GPP_E1, NONE, DEEP, NF1),
|
||||||
|
/* E5 : SATA_DEVSLP1 */
|
||||||
|
PAD_CFG_NF(GPP_E5, NONE, PLTRST, NF1),
|
||||||
|
};
|
||||||
|
|
||||||
|
const struct pad_config *variant_early_gpio_table(size_t *num)
|
||||||
|
{
|
||||||
|
*num = ARRAY_SIZE(early_gpio_table);
|
||||||
|
return early_gpio_table;
|
||||||
|
}
|
||||||
|
|
@ -0,0 +1,3 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
#include <puff/acpi/dptf.asl>
|
||||||
|
|
@ -0,0 +1,8 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
#ifndef VARIANT_EC_H
|
||||||
|
#define VARIANT_EC_H
|
||||||
|
|
||||||
|
#include <puff/ec.h>
|
||||||
|
|
||||||
|
#endif
|
||||||
|
|
@ -0,0 +1,8 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
#ifndef VARIANT_GPIO_H
|
||||||
|
#define VARIANT_GPIO_H
|
||||||
|
|
||||||
|
#include <baseboard/gpio.h>
|
||||||
|
|
||||||
|
#endif
|
||||||
|
|
@ -0,0 +1,403 @@
|
||||||
|
chip soc/intel/cannonlake
|
||||||
|
# Enable heci communication
|
||||||
|
register "HeciEnabled" = "1"
|
||||||
|
|
||||||
|
# Auto-switch between X4 NVMe and X2 NVMe.
|
||||||
|
register "TetonGlacierMode" = "1"
|
||||||
|
|
||||||
|
register "SerialIoDevMode" = "{
|
||||||
|
[PchSerialIoIndexI2C0] = PchSerialIoDisabled,
|
||||||
|
[PchSerialIoIndexI2C1] = PchSerialIoDisabled,
|
||||||
|
[PchSerialIoIndexI2C2] = PchSerialIoPci,
|
||||||
|
[PchSerialIoIndexI2C3] = PchSerialIoPci,
|
||||||
|
[PchSerialIoIndexI2C4] = PchSerialIoPci,
|
||||||
|
[PchSerialIoIndexI2C5] = PchSerialIoPci,
|
||||||
|
[PchSerialIoIndexSPI0] = PchSerialIoPci,
|
||||||
|
[PchSerialIoIndexSPI1] = PchSerialIoPci,
|
||||||
|
[PchSerialIoIndexSPI2] = PchSerialIoDisabled,
|
||||||
|
[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
|
||||||
|
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
|
||||||
|
[PchSerialIoIndexUART2] = PchSerialIoDisabled,
|
||||||
|
}"
|
||||||
|
|
||||||
|
# USB configuration
|
||||||
|
register "usb2_ports[0]" = "{
|
||||||
|
.enable = 1,
|
||||||
|
.ocpin = OC2,
|
||||||
|
.tx_bias = USB2_BIAS_0MV,
|
||||||
|
.tx_emp_enable = USB2_PRE_EMP_ON,
|
||||||
|
.pre_emp_bias = USB2_BIAS_11P25MV,
|
||||||
|
.pre_emp_bit = USB2_HALF_BIT_PRE_EMP,
|
||||||
|
}" # Type-A Port 2
|
||||||
|
register "usb2_ports[1]" = "{
|
||||||
|
.enable = 1,
|
||||||
|
.ocpin = OC1,
|
||||||
|
.tx_bias = USB2_BIAS_0MV,
|
||||||
|
.tx_emp_enable = USB2_PRE_EMP_ON,
|
||||||
|
.pre_emp_bias = USB2_BIAS_28P15MV,
|
||||||
|
.pre_emp_bit = USB2_HALF_BIT_PRE_EMP,
|
||||||
|
}" # Type-A Port 1
|
||||||
|
register "usb2_ports[2]" = "{
|
||||||
|
.enable = 1,
|
||||||
|
.ocpin = OC3,
|
||||||
|
.tx_bias = USB2_BIAS_0MV,
|
||||||
|
.tx_emp_enable = USB2_PRE_EMP_ON,
|
||||||
|
.pre_emp_bias = USB2_BIAS_28P15MV,
|
||||||
|
.pre_emp_bit = USB2_HALF_BIT_PRE_EMP,
|
||||||
|
}" # Type-A Port 3
|
||||||
|
register "usb2_ports[3]" = "USB2_PORT_TYPE_C(OC_SKIP)" # Type-C Port
|
||||||
|
register "usb2_ports[4]" = "{
|
||||||
|
.enable = 1,
|
||||||
|
.ocpin = OC_SKIP,
|
||||||
|
.tx_bias = USB2_BIAS_0MV,
|
||||||
|
.tx_emp_enable = USB2_PRE_EMP_ON,
|
||||||
|
.pre_emp_bias = USB2_BIAS_28P15MV,
|
||||||
|
.pre_emp_bit = USB2_HALF_BIT_PRE_EMP,
|
||||||
|
}" # Type-A Port 4
|
||||||
|
register "usb2_ports[5]" = "{
|
||||||
|
.enable = 1,
|
||||||
|
.ocpin = OC0,
|
||||||
|
.tx_bias = USB2_BIAS_0MV,
|
||||||
|
.tx_emp_enable = USB2_PRE_EMP_ON,
|
||||||
|
.pre_emp_bias = USB2_BIAS_28P15MV,
|
||||||
|
.pre_emp_bit = USB2_HALF_BIT_PRE_EMP,
|
||||||
|
}" # Type-A port 0
|
||||||
|
register "usb2_ports[6]" = "USB2_PORT_EMPTY"
|
||||||
|
register "usb2_ports[7]" = "USB2_PORT_EMPTY"
|
||||||
|
register "usb2_ports[8]" = "USB2_PORT_EMPTY"
|
||||||
|
register "usb2_ports[9]" = "{
|
||||||
|
.enable = 1,
|
||||||
|
.ocpin = OC_SKIP,
|
||||||
|
.tx_bias = USB2_BIAS_0MV,
|
||||||
|
.tx_emp_enable = USB2_PRE_EMP_ON,
|
||||||
|
.pre_emp_bias = USB2_BIAS_28P15MV,
|
||||||
|
.pre_emp_bit = USB2_HALF_BIT_PRE_EMP,
|
||||||
|
}" # BT
|
||||||
|
|
||||||
|
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC2)" # Type-A Port 2
|
||||||
|
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC3)" # Type-A Port 3
|
||||||
|
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC1)" # Type-A Port 1
|
||||||
|
register "usb3_ports[3]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-C
|
||||||
|
register "usb3_ports[4]" = "USB3_PORT_DEFAULT(OC0)" # Type-A Port 0
|
||||||
|
register "usb3_ports[5]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-A Port 4
|
||||||
|
|
||||||
|
# Enable eMMC HS400
|
||||||
|
register "ScsEmmcHs400Enabled" = "1"
|
||||||
|
|
||||||
|
# EMMC Tx CMD Delay
|
||||||
|
# Refer to EDS-Vol2-14.3.7.
|
||||||
|
# [14:8] steps of delay for DDR mode, each 125ps, range: 0 - 39.
|
||||||
|
# [6:0] steps of delay for SDR mode, each 125ps, range: 0 - 39.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_tx_cmd_cntl" = "0x505"
|
||||||
|
|
||||||
|
# EMMC TX DATA Delay 1
|
||||||
|
# Refer to EDS-Vol2-14.3.8.
|
||||||
|
# [14:8] steps of delay for HS400, each 125ps, range: 0 - 78.
|
||||||
|
# [6:0] steps of delay for SDR104/HS200, each 125ps, range: 0 - 79.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_tx_data_cntl1" = "0x911"
|
||||||
|
|
||||||
|
# EMMC TX DATA Delay 2
|
||||||
|
# Refer to EDS-Vol2-14.3.9.
|
||||||
|
# [30:24] steps of delay for SDR50, each 125ps, range: 0 - 79.
|
||||||
|
# [22:16] steps of delay for DDR50, each 125ps, range: 0 - 78.
|
||||||
|
# [14:8] steps of delay for SDR25/HS50, each 125ps, range: 0 -79.
|
||||||
|
# [6:0] steps of delay for SDR12, each 125ps. Range: 0 - 79.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_tx_data_cntl2" = "0x1C262828"
|
||||||
|
|
||||||
|
# EMMC RX CMD/DATA Delay 1
|
||||||
|
# Refer to EDS-Vol2-14.3.10.
|
||||||
|
# [30:24] steps of delay for SDR50, each 125ps, range: 0 - 119.
|
||||||
|
# [22:16] steps of delay for DDR50, each 125ps, range: 0 - 78.
|
||||||
|
# [14:8] steps of delay for SDR25/HS50, each 125ps, range: 0 - 119.
|
||||||
|
# [6:0] steps of delay for SDR12, each 125ps, range: 0 - 119.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_rx_cmd_data_cntl1" = "0x1C16583b"
|
||||||
|
|
||||||
|
# EMMC RX CMD/DATA Delay 2
|
||||||
|
# Refer to EDS-Vol2-14.3.12.
|
||||||
|
# [17:16] stands for Rx Clock before Output Buffer,
|
||||||
|
# 00: Rx clock after output buffer,
|
||||||
|
# 01: Rx clock before output buffer,
|
||||||
|
# 10: Automatic selection based on working mode.
|
||||||
|
# 11: Reserved
|
||||||
|
# [14:8] steps of delay for Auto Tuning Mode, each 125ps, range: 0 - 39.
|
||||||
|
# [6:0] steps of delay for HS200, each 125ps, range: 0 - 79.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_rx_cmd_data_cntl2" = "0x1001D"
|
||||||
|
|
||||||
|
# EMMC Rx Strobe Delay
|
||||||
|
# Refer to EDS-Vol2-14.3.11.
|
||||||
|
# [14:8] Rx Strobe Delay DLL 1(HS400 Mode), each 125ps, range: 0 - 39.
|
||||||
|
# [6:0] Rx Strobe Delay DLL 2(HS400 Mode), each 125ps, range: 0 - 39.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_rx_strobe_cntl" = "0x1515"
|
||||||
|
|
||||||
|
# Intel HDA - disable I2S Audio SSP1 and DMIC0 as puff variant does not have them.
|
||||||
|
register "PchHdaAudioLinkSsp1" = "0"
|
||||||
|
register "PchHdaAudioLinkDmic0" = "0"
|
||||||
|
|
||||||
|
# Intel Common SoC Config
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
#| Field | Value |
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
#| GSPI0 | cr50 TPM. Early init is |
|
||||||
|
#| | required to set up a BAR |
|
||||||
|
#| | for TPM communication |
|
||||||
|
#| | before memory is up |
|
||||||
|
#| I2C0 | RFU |
|
||||||
|
#| I2C2 | PS175 |
|
||||||
|
#| I2C3 | MST |
|
||||||
|
#| I2C4 | Audio |
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
register "common_soc_config" = "{
|
||||||
|
.gspi[0] = {
|
||||||
|
.speed_mhz = 1,
|
||||||
|
.early_init = 1,
|
||||||
|
},
|
||||||
|
.i2c[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.rise_time_ns = 0,
|
||||||
|
.fall_time_ns = 0,
|
||||||
|
},
|
||||||
|
.i2c[2] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.rise_time_ns = 60,
|
||||||
|
.fall_time_ns = 60,
|
||||||
|
},
|
||||||
|
.i2c[3] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.rise_time_ns = 60,
|
||||||
|
.fall_time_ns = 60,
|
||||||
|
},
|
||||||
|
.i2c[4] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.rise_time_ns = 60,
|
||||||
|
.fall_time_ns = 60,
|
||||||
|
},
|
||||||
|
}"
|
||||||
|
|
||||||
|
# PCIe port 7 for LAN
|
||||||
|
register "PcieRpEnable[6]" = "1"
|
||||||
|
register "PcieRpLtrEnable[6]" = "1"
|
||||||
|
# PCIe port 11 (x2) for NVMe hybrid storage devices
|
||||||
|
register "PcieRpEnable[10]" = "1"
|
||||||
|
register "PcieRpLtrEnable[10]" = "1"
|
||||||
|
# Uses CLK SRC 0
|
||||||
|
register "PcieClkSrcUsage[0]" = "6"
|
||||||
|
register "PcieClkSrcClkReq[0]" = "0"
|
||||||
|
|
||||||
|
# GPIO for SD card detect
|
||||||
|
register "sdcard_cd_gpio" = "vSD3_CD_B"
|
||||||
|
|
||||||
|
# SATA port 1 Gen3 Strength
|
||||||
|
# Port1 Tx De-Emphasis = 20*log(0x20/64) = -6dB
|
||||||
|
register "sata_port[1].TxGen3DeEmphEnable" = "1"
|
||||||
|
register "sata_port[1].TxGen3DeEmph" = "0x20"
|
||||||
|
|
||||||
|
device domain 0 on
|
||||||
|
device pci 14.0 on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device usb 0.0 on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Front Left""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(0, 0)"
|
||||||
|
device usb 2.0 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port Rear""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 3)"
|
||||||
|
device usb 2.1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Front Right""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(0, 1)"
|
||||||
|
device usb 2.2 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Rear Right""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 2)"
|
||||||
|
device usb 2.3 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Rear Middle""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 1)"
|
||||||
|
device usb 2.4 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Rear Left""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 0)"
|
||||||
|
device usb 2.5 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device usb 2.6 off end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Front Left""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(0, 0)"
|
||||||
|
device usb 3.0 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Front Right""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(0, 1)"
|
||||||
|
device usb 3.1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Rear Right""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 2)"
|
||||||
|
device usb 3.2 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Rear""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 3)"
|
||||||
|
device usb 3.3 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Rear Left""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 0)"
|
||||||
|
device usb 3.4 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Rear Middle""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 1)"
|
||||||
|
device usb 3.5 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end # USB xHCI
|
||||||
|
device pci 15.0 off
|
||||||
|
# RFU - Reserved for Future Use.
|
||||||
|
end # I2C #0
|
||||||
|
device pci 15.1 off end # I2C #1
|
||||||
|
device pci 15.2 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""1AF80175""
|
||||||
|
register "name" = ""PS17""
|
||||||
|
register "desc" = ""Parade PS175""
|
||||||
|
device i2c 4a on end
|
||||||
|
end
|
||||||
|
end # I2C #2, PCON PS175.
|
||||||
|
device pci 15.3 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""10EC2142""
|
||||||
|
register "name" = ""RTD2""
|
||||||
|
register "desc" = ""Realtek RTD2142""
|
||||||
|
device i2c 4a on end
|
||||||
|
end
|
||||||
|
end # I2C #3, Realtek RTD2142.
|
||||||
|
device pci 19.0 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""10EC5682""
|
||||||
|
register "name" = ""RT58""
|
||||||
|
register "desc" = ""Realtek RT5682""
|
||||||
|
register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_H0)"
|
||||||
|
register "property_count" = "1"
|
||||||
|
# Set the jd_src to RT5668_JD1 for jack detection
|
||||||
|
register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER"
|
||||||
|
register "property_list[0].name" = ""realtek,jd-src""
|
||||||
|
register "property_list[0].integer" = "1"
|
||||||
|
device i2c 1a on end
|
||||||
|
end
|
||||||
|
end #I2C #4
|
||||||
|
device pci 1a.0 on end # eMMC
|
||||||
|
device pci 1c.6 on
|
||||||
|
chip drivers/net
|
||||||
|
register "customized_leds" = "0x05af"
|
||||||
|
register "wake" = "GPE0_DW1_07" # GPP_C7
|
||||||
|
register "stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_A18)"
|
||||||
|
register "stop_delay_ms" = "12" # NIC needs time to quiesce
|
||||||
|
register "stop_off_delay_ms" = "1"
|
||||||
|
register "has_power_resource" = "1"
|
||||||
|
register "device_index" = "0"
|
||||||
|
device pci 00.0 on end
|
||||||
|
end
|
||||||
|
end # RTL8111H Ethernet NIC
|
||||||
|
device pci 1d.2 on end # PCI Express Port 11 (X2 NVMe)
|
||||||
|
device pci 1e.3 off end # GSPI #1
|
||||||
|
end
|
||||||
|
|
||||||
|
# VR Settings Configuration for 4 Domains
|
||||||
|
#+----------------+-------+-------+-------+-------+
|
||||||
|
#| Domain/Setting | SA | IA | GTUS | GTS |
|
||||||
|
#+----------------+-------+-------+-------+-------+
|
||||||
|
#| Psi1Threshold | 20A | 20A | 20A | 20A |
|
||||||
|
#| Psi2Threshold | 5A | 5A | 5A | 5A |
|
||||||
|
#| Psi3Threshold | 1A | 1A | 1A | 1A |
|
||||||
|
#| Psi3Enable | 1 | 1 | 1 | 1 |
|
||||||
|
#| Psi4Enable | 1 | 1 | 1 | 1 |
|
||||||
|
#| ImonSlope | 0 | 0 | 0 | 0 |
|
||||||
|
#| ImonOffset | 0 | 0 | 0 | 0 |
|
||||||
|
#| VrVoltageLimit | 1.52V | 1.52V | 1.52V | 1.52V |
|
||||||
|
#| AcLoadline | 10.04 | 1.81 | 3.19 | 3.19 |
|
||||||
|
#| DcLoadline | 10.04 | 1.81 | 3.19 | 3.19 |
|
||||||
|
#+----------------+-------+-------+-------+-------+
|
||||||
|
#Note: IccMax settings are moved to SoC code
|
||||||
|
register "domain_vr_config[VR_SYSTEM_AGENT]" = "{
|
||||||
|
.vr_config_enable = 1,
|
||||||
|
.psi1threshold = VR_CFG_AMP(20),
|
||||||
|
.psi2threshold = VR_CFG_AMP(5),
|
||||||
|
.psi3threshold = VR_CFG_AMP(1),
|
||||||
|
.psi3enable = 1,
|
||||||
|
.psi4enable = 1,
|
||||||
|
.imon_slope = 0x0,
|
||||||
|
.imon_offset = 0x0,
|
||||||
|
.icc_max = 0,
|
||||||
|
.voltage_limit = 1520,
|
||||||
|
.ac_loadline = 1004,
|
||||||
|
.dc_loadline = 1004,
|
||||||
|
}"
|
||||||
|
|
||||||
|
register "domain_vr_config[VR_IA_CORE]" = "{
|
||||||
|
.vr_config_enable = 1,
|
||||||
|
.psi1threshold = VR_CFG_AMP(20),
|
||||||
|
.psi2threshold = VR_CFG_AMP(5),
|
||||||
|
.psi3threshold = VR_CFG_AMP(1),
|
||||||
|
.psi3enable = 1,
|
||||||
|
.psi4enable = 1,
|
||||||
|
.imon_slope = 0x0,
|
||||||
|
.imon_offset = 0x0,
|
||||||
|
.icc_max = 0,
|
||||||
|
.voltage_limit = 1520,
|
||||||
|
.ac_loadline = 181,
|
||||||
|
.dc_loadline = 181,
|
||||||
|
}"
|
||||||
|
|
||||||
|
register "domain_vr_config[VR_GT_UNSLICED]" = "{
|
||||||
|
.vr_config_enable = 1,
|
||||||
|
.psi1threshold = VR_CFG_AMP(20),
|
||||||
|
.psi2threshold = VR_CFG_AMP(5),
|
||||||
|
.psi3threshold = VR_CFG_AMP(1),
|
||||||
|
.psi3enable = 1,
|
||||||
|
.psi4enable = 1,
|
||||||
|
.imon_slope = 0x0,
|
||||||
|
.imon_offset = 0x0,
|
||||||
|
.icc_max = 0,
|
||||||
|
.voltage_limit = 1520,
|
||||||
|
.ac_loadline = 319,
|
||||||
|
.dc_loadline = 319,
|
||||||
|
}"
|
||||||
|
|
||||||
|
register "domain_vr_config[VR_GT_SLICED]" = "{
|
||||||
|
.vr_config_enable = 1,
|
||||||
|
.psi1threshold = VR_CFG_AMP(20),
|
||||||
|
.psi2threshold = VR_CFG_AMP(5),
|
||||||
|
.psi3threshold = VR_CFG_AMP(1),
|
||||||
|
.psi3enable = 1,
|
||||||
|
.psi4enable = 1,
|
||||||
|
.imon_slope = 0x0,
|
||||||
|
.imon_offset = 0x0,
|
||||||
|
.icc_max = 0,
|
||||||
|
.voltage_limit = 1520,
|
||||||
|
.ac_loadline = 319,
|
||||||
|
.dc_loadline = 319,
|
||||||
|
}"
|
||||||
|
|
||||||
|
end
|
||||||
Loading…
Reference in New Issue