soc/intel/fsp_broadwell_de: Add definition for LGMR
Add definition for LPC Generic Memory Range register. Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Change-Id: I7c76bacdf692e72849547106f29b614345f505c1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51716 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
570ae23516
commit
8b22c55855
|
@ -37,6 +37,7 @@
|
|||
#define LPC_GEN2_DEC 0x88
|
||||
#define LPC_GEN3_DEC 0x8c
|
||||
#define LPC_GEN4_DEC 0x90
|
||||
#define LGMR 0x98 /* LPC Generic Memory Range */
|
||||
#define GEN_PMCON_1 0xA0
|
||||
#define SMI_LOCK (1 << 4)
|
||||
#define SMI_LOCK_GP6 (1 << 5)
|
||||
|
|
Loading…
Reference in New Issue