soc/intel/common/pch: Fix incorrect GPE number
BUG=None TEST=None Change-Id: I7a4081f0f57e0faa968ad142debdc40a9e26dc9b Signed-off-by: Reka Norman <rekanorman@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/65690 Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Kangheui Won <khwon@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
b146c7a7c0
commit
8bbc5ba0ae
|
@ -40,7 +40,7 @@
|
||||||
#define GPE0_DW1_00 32
|
#define GPE0_DW1_00 32
|
||||||
#define GPE0_DW1_01 33
|
#define GPE0_DW1_01 33
|
||||||
#define GPE0_DW1_02 34
|
#define GPE0_DW1_02 34
|
||||||
#define GPE0_DW1_03 36
|
#define GPE0_DW1_03 35
|
||||||
#define GPE0_DW1_04 36
|
#define GPE0_DW1_04 36
|
||||||
#define GPE0_DW1_05 37
|
#define GPE0_DW1_05 37
|
||||||
#define GPE0_DW1_06 38
|
#define GPE0_DW1_06 38
|
||||||
|
|
Loading…
Reference in New Issue