GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

southbridge/amd/agesa/hudson/pci.c: Use DEVICE_NOOP macro 

Change-Id: I39edaaed67f45e7c56ec02c2aac2a4c5e1b63bc7
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/7586
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
Edward O'Callaghan 2014-11-27 14:36:13 +11:00
parent 32960e30f0
commit 8be82e1017
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/southbridge/amd/agesa/hudson/pci.c
View File

@ -27,9 +27,6 @@
#include <southbridge/amd/amd_pci_util.h> #include <southbridge/amd/amd_pci_util.h>
#include <bootstate.h> #include <bootstate.h>
static void pci_init(struct device *dev)
{
}
/* /*
* Update the PCI devices with a valid IRQ number * Update the PCI devices with a valid IRQ number
@ -61,7 +58,7 @@ static struct device_operations pci_ops = {
.read_resources = pci_bus_read_resources, .read_resources = pci_bus_read_resources,
.set_resources = pci_dev_set_resources, .set_resources = pci_dev_set_resources,
.enable_resources = pci_bus_enable_resources, .enable_resources = pci_bus_enable_resources,
.init = pci_init, .init = DEVICE_NOOP,
.scan_bus = pci_scan_bridge, .scan_bus = pci_scan_bridge,
.reset_bus = pci_bus_reset, .reset_bus = pci_bus_reset,
.ops_pci = &lops_pci, .ops_pci = &lops_pci,