sb/intel/ibexpeak: Use common early SPI code
Change-Id: Ib8cba1ae4fc269c925418965acf6956c1bfe0f79 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42665 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
parent
40783f2862
commit
8caa53133f
|
@ -2,23 +2,10 @@
|
|||
|
||||
#include <arch/bootblock.h>
|
||||
#include <device/pci_ops.h>
|
||||
#include <southbridge/intel/common/early_spi.h>
|
||||
#include "pch.h"
|
||||
#include "chip.h"
|
||||
|
||||
/*
|
||||
* Enable Prefetching and Caching.
|
||||
*/
|
||||
static void enable_spi_prefetch(void)
|
||||
{
|
||||
u8 reg8;
|
||||
pci_devfn_t dev = PCH_LPC_DEV;
|
||||
|
||||
reg8 = pci_read_config8(dev, BIOS_CNTL);
|
||||
reg8 &= ~(3 << 2);
|
||||
reg8 |= (2 << 2); /* Prefetching and Caching Enabled */
|
||||
pci_write_config8(dev, BIOS_CNTL, reg8);
|
||||
}
|
||||
|
||||
static void enable_port80_on_lpc(void)
|
||||
{
|
||||
RCBA32(GCS) &= ~4;
|
||||
|
@ -90,7 +77,7 @@ static void early_lpc_init(void)
|
|||
|
||||
void bootblock_early_southbridge_init(void)
|
||||
{
|
||||
enable_spi_prefetch();
|
||||
enable_spi_prefetching_and_caching();
|
||||
|
||||
/* Enable RCBA */
|
||||
pci_devfn_t lpc_dev = PCI_DEV(0, 0x1f, 0);
|
||||
|
|
Loading…
Reference in New Issue