mb/google/fizz: set SD_CDZ to edge trigger.

This is to align with the SD_CD GpioInt setting in acpi

BUG=b:62067569
TEST=checked unused interrupt on SD_CD does not happen after s3 resume

Change-Id: I40aefcb0f571e7f6773a6d20226f357707aa041a
Signed-off-by: Kane Chen <kane.chen@intel.com>
Reviewed-on: https://review.coreboot.org/20001
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Kane Chen 2017-06-01 20:08:48 +08:00 committed by Aaron Durbin
parent 4db78e39da
commit 8cb70914ca
1 changed files with 2 additions and 1 deletions

View File

@ -42,7 +42,8 @@ static const struct pad_config gpio_table[] = {
/* ESPI_IO3 */ /* ESPI_IO3 */
/* ESPI_CS# */ /* ESPI_CS# */
/* SERIRQ */ PAD_CFG_NC(GPP_A6), /* TP331 */ /* SERIRQ */ PAD_CFG_NC(GPP_A6), /* TP331 */
/* PIRQA# */ PAD_CFG_GPI(GPP_A7, 20K_PU, DEEP), /* SD_CDZ */ /* PIRQA# */ PAD_CFG_GPI_INT(GPP_A7, 20K_PU, DEEP,
EDGE), /* SD_CDZ */
/* CLKRUN# */ PAD_CFG_NC(GPP_A8), /* TP329 */ /* CLKRUN# */ PAD_CFG_NC(GPP_A8), /* TP329 */
/* ESPI_CLK */ /* ESPI_CLK */
/* CLKOUT_LPC1 */ PAD_CFG_NC(GPP_A10), /* TP188 */ /* CLKOUT_LPC1 */ PAD_CFG_NC(GPP_A10), /* TP188 */