GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/amd/*/*/pci_devs.h: Reduce the difference 

Also add missing <device/pci_def.h>

Change-Id: I227f0c2a4ccb486f1d5560e3f64bc6208a456d68
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45894
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marc Jones <marc@marcjonesconsulting.com>
This commit is contained in:
Elyes HAOUAS 2020-10-01 10:59:56 +02:00 committed by Patrick Georgi
parent 0141f0d6b8
commit 8ccc8fdf26
3 changed files with 169 additions and 165 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
src/southbridge/amd/cimx/sb800/pci_devs.h
View File

@ -43,6 +43,12 @@
#define EHCI2_DEVFN PCI_DEVFN(EHCI2_DEV, EHCI2_FUNC)
#define EHCI3_DEVFN PCI_DEVFN(EHCI3_DEV, EHCI3_FUNC)
/* Fusion Controller Hub */
#define SMBUS_DEV 0x14
#define SMBUS_FUNC 0
#define SMBUS_DEVID 0x4385
#define SMBUS_DEVFN PCI_DEVFN(SMBUS_DEV, SMBUS_FUNC)
/* IDE */
#define IDE_DEV 0x14
#define IDE_FUNC 1
@ -55,6 +61,13 @@
#define HDA_DEVID 0x4383
#define HDA_DEVFN PCI_DEVFN(HDA_DEV, HDA_FUNC)
/* LPC BUS */
#define PCU_DEV 0x14
#define LPC_DEV PCU_DEV
#define LPC_FUNC 3
#define LPC_DEVID 0x439D
#define LPC_DEVFN PCI_DEVFN(LPC_DEV, LPC_FUNC)
/* PCI Ports */
#define SB_PCI_PORT_DEV 0x14
#define SB_PCI_PORT_FUNC 4
@ -76,15 +89,4 @@
#define SB_PCIE_PORT3_DEVFN PCI_DEVFN(SB_PCIE_DEV, SB_PCIE_PORT3_FUNC)
#define SB_PCIE_PORT4_DEVFN PCI_DEVFN(SB_PCIE_DEV, SB_PCIE_PORT4_FUNC)
/* Fusion Controller Hub */
#define PCU_DEV 0x14
#define LPC_DEV PCU_DEV
#define LPC_FUNC 3
#define SMBUS_DEV 0x14
#define SMBUS_FUNC 0
# define LPC_DEVID 0x439D
# define SMBUS_DEVID 0x4385
# define LPC_DEVFN PCI_DEVFN(LPC_DEV,LPC_FUNC)
# define SMBUS_DEVFN PCI_DEVFN(SMBUS_DEV,SMBUS_FUNC)
#endif /* _CIMX_SB800_PCI_DEVS_H_ */

2
src/southbridge/amd/pi/hudson/pci_devs.h
View File

@ -3,6 +3,8 @@
#ifndef _PI_HUDSON_PCI_DEVS_H_
#define _PI_HUDSON_PCI_DEVS_H_
#include <device/pci_def.h>
#define BUS0 0
/* XHCI */