mb/google/nissa/var/gothrax: Supplement register settings for SX9324 P-sensor
Set the following register value to make SX9324 work normally "ph0_pin" = "{1, 3, 3}" "ph1_pin" = "{3, 2, 1}" "ph2_pin" = "{3, 3, 1}" "ph3_pin" = "{1, 3, 3}" "ph01_resolution" = "512" "ph23_resolution" = "1024" "startup_sensor" = "1" "ph01_proxraw_strength" = "2" "ph23_proxraw_strength" = "2" "avg_pos_strength" = "256" "cs_idle_sleep" = ""gnd"" "int_comp_resistor" = ""lowest"" "input_precharge_resistor_ohms" = "4000" "input_analog_gain" = "3" BUG=b:295109511 BRANCH=None TEST=emerge-nissa coreboot chromeos-bootimage & Check sar sensor data Signed-off-by: Yunlong Jia <yunlong.jia@ecs.corp-partner.google.com> Change-Id: Ib15f12d754fec8b379afd702b27d0701fac78072 Reviewed-on: https://review.coreboot.org/c/coreboot/+/78463 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <ericllai@google.com> Reviewed-by: Derek Huang <derekhuang@google.com>
This commit is contained in:
parent
29030d0f3d
commit
8ce19f54c7
|
@ -271,6 +271,21 @@ chip soc/intel/alderlake
|
|||
register "reg_adv_ctrl18" = "0x33"
|
||||
register "reg_adv_ctrl19" = "0xf0"
|
||||
register "reg_adv_ctrl20" = "0xf0"
|
||||
|
||||
register "ph0_pin" = "{1, 3, 3}"
|
||||
register "ph1_pin" = "{3, 2, 1}"
|
||||
register "ph2_pin" = "{3, 3, 1}"
|
||||
register "ph3_pin" = "{1, 3, 3}"
|
||||
register "ph01_resolution" = "512"
|
||||
register "ph23_resolution" = "1024"
|
||||
register "startup_sensor" = "1"
|
||||
register "ph01_proxraw_strength" = "2"
|
||||
register "ph23_proxraw_strength" = "2"
|
||||
register "avg_pos_strength" = "256"
|
||||
register "cs_idle_sleep" = ""gnd""
|
||||
register "int_comp_resistor" = ""lowest""
|
||||
register "input_precharge_resistor_ohms" = "4000"
|
||||
register "input_analog_gain" = "3"
|
||||
device i2c 28 on end
|
||||
end
|
||||
end
|
||||
|
|
Loading…
Reference in New Issue