Fix LAPIC timer on Ivy Bridge systems
The LAPIC timer is running at BCLK (100MHz) on Sandy Bridge and Ivy Bridge systems. However, the current timer code assumed that the clock would run at 200MHz instead. This made all delays twice as long as needed. Change-Id: I41b1186daee11cfd9a25b3a9d5ebdeeb271293c7 Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/1330 Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Tested-by: build bot (Jenkins)
This commit is contained in:
parent
f4d362339f
commit
8d32b89fa4
|
@ -50,6 +50,7 @@ static int set_timer_fsb(void)
|
|||
timer_fsb = core2_fsb[rdmsr(0xcd).lo & 7];
|
||||
break;
|
||||
case 0x2a: /* SandyBridge BCLK fixed at 100MHz*/
|
||||
case 0x3a: /* IvyBridge BCLK fixed at 100MHz*/
|
||||
timer_fsb = 100;
|
||||
break;
|
||||
default:
|
||||
|
|
Loading…
Reference in New Issue