GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/asus/p8h61-m*: Drop unnecessary PCH config 

The generic PCH code already sets up a superset of these decodings.

Change-Id: I90bca37c46b89c35f323225fc3c087f1630397e4
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36887
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
Nico Huber 2019-11-17 00:09:17 +01:00 committed by Patrick Georgi
parent 770e73d0a2
commit 8d6d3fa109
2 changed files with 0 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/asus/p8h61-m_lx/early_init.c
View File

@ -42,12 +42,6 @@ const struct southbridge_usb_port mainboard_usb_ports[] = {
{ 1, 0, 6 }, { 1, 0, 6 },
}; };
void mainboard_pch_lpc_setup(void)
{
pci_or_config16(PCH_LPC_DEV, LPC_EN,
CNF1_LPC_EN | KBC_LPC_EN | LPT_LPC_EN | COMA_LPC_EN);
}
void bootblock_mainboard_early_init(void) void bootblock_mainboard_early_init(void)
{ {
nuvoton_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE); nuvoton_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);

7
src/mainboard/asus/p8h61-m_pro/early_init.c
View File

@ -26,13 +26,6 @@
#define SERIAL_DEV PNP_DEV(0x2e, NCT6776_SP1) #define SERIAL_DEV PNP_DEV(0x2e, NCT6776_SP1)
#define ACPI_DEV PNP_DEV(0x2e, NCT6776_ACPI) #define ACPI_DEV PNP_DEV(0x2e, NCT6776_ACPI)
void mainboard_pch_lpc_setup(void)
{
/* Enable the Super IO */
pci_write_config16(PCH_LPC_DEV, LPC_EN, CNF1_LPC_EN |
KBC_LPC_EN | LPT_LPC_EN | COMA_LPC_EN);
}
const struct southbridge_usb_port mainboard_usb_ports[] = { const struct southbridge_usb_port mainboard_usb_ports[] = {
{ 1, 0, 0 }, { 1, 0, 0 },
{ 1, 0, 0 }, { 1, 0, 0 },