src/: Replace GPL boilerplate with SPDX header

Command used:
perl -i -p0e 's|(\#\#*)[\w*]*.*is[\#\s]*licensed[\#\s]*under[\#\s]*the[\#\s]*terms[\#\s]*of[\#\s]*the[\#\s]*GNU[\#\s]*General[\#\s]*Public[\#\s]*License[\#\s]*version[\#\s]*2,[\#\s]*as[\#\s]*published[\#\s]*by[\#\s]*the[\#\s]*Free[\#\s]*Software[\#\s]*Foundation,[\#\s]*and[\#\s]*may[\#\s]*be[\#\s]*copied,[\#\s]*distributed,[\#\s]*and[\#\s]*modified[\#\s]*under[\#\s]*those[\#\s]*terms.[\#\s]*This[\#\s]*program[\#\s]*is[\#\s]*distributed[\#\s]*in[\#\s]*the[\#\s]*hope[\#\s]*that[\#\s]*it[\#\s]*will[\#\s]*be[\#\s]*useful,[\#\s]*but[\#\s]*WITHOUT[\#\s]*ANY[\#\s]*WARRANTY;[\#\s]*without[\#\s]*even[\#\s]*the[\#\s]*implied[\#\s]*warranty[\#\s]*of[\#\s]*MERCHANTABILITY[\#\s]*or[\#\s]*FITNESS[\#\s]*FOR[\#\s]*A[\#\s]*PARTICULAR[\#\s]*PURPOSE.[\#\s]*See[\#\s]*the[\#\s]*GNU[\#\s]*General[\#\s]*Public[\#\s]*License[\#\s]*for[\#\s]*more[\#\s]*details.\s(#* *\n)*|\1 SPDX-License-Identifier: GPL-2.0-only\n\n|' $(cat filelist)

Change-Id: Ia7ce0a78f96563b8dc0f6eb648c4ba4cefb2b838
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41180
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Patrick Georgi 2020-05-08 23:13:39 +02:00
parent 8480c0b3f2
commit 8dd1b21a88
12 changed files with 12 additions and 96 deletions

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
# Emulation for ARM Ltd Versatile Express Cortex-A9 # Emulation for ARM Ltd Versatile Express Cortex-A9
# http://www.arm.com/products/tools/development-boards/versatile-express # http://www.arm.com/products/tools/development-boards/versatile-express

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
romstage-y += romstage.c romstage-y += romstage.c

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
# TODO fill with Versatile Express board data in QEMU. # TODO fill with Versatile Express board data in QEMU.
chip cpu/armltd/cortex-a9 chip cpu/armltd/cortex-a9

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
# To execute, do: # To execute, do:
# qemu-system-?? # qemu-system-??

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
bootblock-y += bootblock.c bootblock-y += bootblock.c
bootblock-y += uart.c bootblock-y += uart.c

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
chip cpu/qemu-power8 chip cpu/qemu-power8
device cpu_cluster 0 on end device cpu_cluster 0 on end

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
# To execute, do: # To execute, do:
# util/riscv/make-spike-elf.sh build/coreboot.rom build/coreboot.elf # util/riscv/make-spike-elf.sh build/coreboot.rom build/coreboot.elf

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
bootblock-y += uart.c bootblock-y += uart.c
bootblock-y += rom_media.c bootblock-y += rom_media.c

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
chip soc/ucb/riscv chip soc/ucb/riscv
device cpu_cluster 0 on end device cpu_cluster 0 on end

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
if BOARD_EMULATION_SPIKE_RISCV if BOARD_EMULATION_SPIKE_RISCV

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
bootblock-y += uart.c bootblock-y += uart.c
bootblock-y += rom_media.c bootblock-y += rom_media.c

View File

@ -2,14 +2,7 @@
## This file is part of the coreboot project. ## This file is part of the coreboot project.
## ##
## ##
## This software is licensed under the terms of the GNU General Public ## SPDX-License-Identifier: GPL-2.0-only
## License version 2, as published by the Free Software Foundation, and
## may be copied, distributed, and modified under those terms.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
chip soc/ucb/riscv chip soc/ucb/riscv
device cpu_cluster 0 on end device cpu_cluster 0 on end