GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/amd/picasso: Add UPD settings to chip.h 

Add values that align with UPD settings.

BUG=b:153675909
TEST=Trembyle builds and boots to payload

Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Change-Id: I6bce44a43e57ba00d2b29cfa6249cef51e9ceabb
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38699
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Marshall Dawson 2020-01-21 22:06:57 -07:00 committed by Furquan Shaikh
parent a57240687f
commit 8df012775d
1 changed files with 39 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
src/soc/amd/picasso/chip.h
View File

@ -31,6 +31,45 @@ struct soc_amd_picasso_config {
I2S_PINS_I2S_TDM = 4, I2S_PINS_I2S_TDM = 4,
I2S_PINS_UNCONF = 7, /* All pads will be input mode */ I2S_PINS_UNCONF = 7, /* All pads will be input mode */
} acp_pin_cfg; } acp_pin_cfg;
/* Options for these are in src/arch/x86/include/arch/acpi.h */
uint8_t fadt_pm_profile;
uint16_t fadt_boot_arch;
uint32_t fadt_flags;
/* System config index */
uint8_t system_config;
/* STAPM Configuration */
uint32_t fast_ppt_limit;
uint32_t slow_ppt_limit;
uint32_t slow_ppt_time_constant;
uint32_t stapm_time_constant;
uint32_t sustained_power_limit;
/* PROCHOT_L de-assertion Ramp Time */
uint32_t prochot_l_deassertion_ramp_time;
/* Lower die temperature limit */
uint32_t thermctl_limit;
/* FP5 Processor Voltage Supply PSI Currents. 0 indicates use SOC default */
uint32_t psi0_current_limit;
uint32_t psi0_soc_current_limit;
uint32_t vddcr_soc_voltage_margin;
uint32_t vddcr_vdd_voltage_margin;
/* VRM Limits. 0 indicates use SOC default */
uint32_t vrm_maximum_current_limit;
uint32_t vrm_soc_maximum_current_limit;
uint32_t vrm_current_limit;
uint32_t vrm_soc_current_limit;
/* Misc SMU settings */
uint8_t sb_tsi_alert_comparator_mode_en;
uint8_t core_dldo_bypass;
uint8_t min_soc_vid_offset;
uint8_t aclk_dpm0_freq_400MHz;
}; };
typedef struct soc_amd_picasso_config config_t; typedef struct soc_amd_picasso_config config_t;