GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/system76/lemp9: add wifi devices 

Add CNVi and PCIe wifi devices to the devicetree and enable the wifi
driver and SMBIOS tables in Kconfig.

Test: both CNVi and PCIe wifi devices work fine

Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Change-Id: I16e04dbbf5fc3a163ce5a2bb8de646877d5cbc0f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43654
Reviewed-by:  Felix Singer <felixsinger@posteo.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Michael Niewöhner 2020-07-19 22:49:39 +02:00 committed by Michael Niewöhner
parent 47fd4fa617
commit 8e2101d438
2 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/system76/lemp9/Kconfig
View File

@ -3,7 +3,9 @@ if BOARD_SYSTEM76_LEMP9
config BOARD_SPECIFIC_OPTIONS config BOARD_SPECIFIC_OPTIONS
def_bool y def_bool y
select BOARD_ROMSIZE_KB_16384 select BOARD_ROMSIZE_KB_16384
select DRIVERS_INTEL_WIFI
select EC_SYSTEM76_EC select EC_SYSTEM76_EC
select GENERATE_SMBIOS_TABLES
select HAVE_ACPI_RESUME select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES select HAVE_ACPI_TABLES
select HAVE_SMI_HANDLER select HAVE_SMI_HANDLER

11
src/mainboard/system76/lemp9/devicetree.cb
View File

@ -188,10 +188,10 @@ chip soc/intel/cannonlake
device pci 13.0 off end # Integrated Sensor Hub device pci 13.0 off end # Integrated Sensor Hub
device pci 14.0 on end # USB xHCI device pci 14.0 on end # USB xHCI
device pci 14.1 off end # USB xDCI (OTG) device pci 14.1 off end # USB xDCI (OTG)
#chip drivers/intel/wifi chip drivers/intel/wifi # CNVi wifi
# register "wake" = "PME_B0_EN_BIT" register "wake" = "GPE0_PME_B0"
device pci 14.3 on end # CNVi wifi device pci 14.3 on end
#end end
device pci 14.5 off end # SDCard device pci 14.5 off end # SDCard
device pci 15.0 off end # I2C #0 device pci 15.0 off end # I2C #0
device pci 15.1 off end # I2C #1 device pci 15.1 off end # I2C #1
@ -220,6 +220,9 @@ chip soc/intel/cannonlake
end end
device pci 1c.6 off end # PCI Express Port 7 device pci 1c.6 off end # PCI Express Port 7
device pci 1c.7 on # PCI Express Port 8 device pci 1c.7 on # PCI Express Port 8
chip drivers/intel/wifi # PCIe wifi
device pci 00.0 on end
end
register "PcieRpSlotImplemented[7]" = "1" register "PcieRpSlotImplemented[7]" = "1"
end end
device pci 1d.0 on # PCI Express Port 9 device pci 1d.0 on # PCI Express Port 9