vendorcode/amd: Satisfy clang's bracing requirements
src/vendorcode/amd/agesa/f15/Include/OptionMemoryInstall.h:3688:7: error: suggest braces around initialization of subobject Change-Id: Id086a64205dfffa2d1324993f4164508b57b6993 Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: https://review.coreboot.org/20382 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
parent
c02b5e22a3
commit
8e6bb80e9a
|
@ -4089,7 +4089,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
#if OPTION_DDR3
|
#if OPTION_DDR3
|
||||||
|
@ -4097,7 +4097,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
/*---------------------------------------------------------------------------------------------------
|
/*---------------------------------------------------------------------------------------------------
|
||||||
|
|
|
@ -3921,7 +3921,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
#if OPTION_DDR3
|
#if OPTION_DDR3
|
||||||
|
@ -3929,7 +3929,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
/*---------------------------------------------------------------------------------------------------
|
/*---------------------------------------------------------------------------------------------------
|
||||||
|
|
|
@ -3677,7 +3677,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
#if OPTION_DDR3
|
#if OPTION_DDR3
|
||||||
|
@ -3685,7 +3685,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
/*---------------------------------------------------------------------------------------------------
|
/*---------------------------------------------------------------------------------------------------
|
||||||
|
|
|
@ -4747,7 +4747,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
#if OPTION_DDR3
|
#if OPTION_DDR3
|
||||||
|
@ -4755,7 +4755,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
/*---------------------------------------------------------------------------------------------------
|
/*---------------------------------------------------------------------------------------------------
|
||||||
|
|
|
@ -1584,7 +1584,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR2[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
#if OPTION_DDR3
|
#if OPTION_DDR3
|
||||||
|
@ -1592,7 +1592,7 @@ BOOLEAN MemFS3DefConstructorRet (
|
||||||
0
|
0
|
||||||
};
|
};
|
||||||
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[] = {
|
||||||
0
|
{ 0 }
|
||||||
};
|
};
|
||||||
#endif
|
#endif
|
||||||
/*---------------------------------------------------------------------------------------------------
|
/*---------------------------------------------------------------------------------------------------
|
||||||
|
|
Loading…
Reference in New Issue