soc/amd: move set_uart_config prototype to common UART header
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I97860292fd3cd0330fec40edb31089cd6608906b Reviewed-on: https://review.coreboot.org/c/coreboot/+/68560 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com>
This commit is contained in:
parent
ba35f3582e
commit
8ebdbbc3cb
|
@ -7,6 +7,7 @@
|
|||
#include <amdblocks/lpc.h>
|
||||
#include <amdblocks/pmlib.h>
|
||||
#include <amdblocks/smbus.h>
|
||||
#include <amdblocks/uart.h>
|
||||
#include <soc/i2c.h>
|
||||
#include <soc/southbridge.h>
|
||||
#include <soc/uart.h>
|
||||
|
|
|
@ -5,7 +5,6 @@
|
|||
|
||||
#include <types.h>
|
||||
|
||||
void set_uart_config(unsigned int idx); /* configure hardware of FCH UART selected by idx */
|
||||
void clear_uart_legacy_config(void); /* disable legacy I/O decode for FCH UART */
|
||||
|
||||
#endif /* AMD_CEZANNE_UART_H */
|
||||
|
|
|
@ -16,5 +16,6 @@ struct soc_uart_ctrlr_info {
|
|||
|
||||
uintptr_t get_uart_base(unsigned int idx); /* get MMIO base address of FCH UART */
|
||||
void uart_inject_ssdt(const struct device *dev);
|
||||
void set_uart_config(unsigned int idx); /* configure hardware of FCH UART selected by idx */
|
||||
|
||||
#endif /* AMD_BLOCK_UART_H */
|
||||
|
|
|
@ -9,6 +9,7 @@
|
|||
#include <amdblocks/lpc.h>
|
||||
#include <amdblocks/pmlib.h>
|
||||
#include <amdblocks/smbus.h>
|
||||
#include <amdblocks/uart.h>
|
||||
#include <soc/i2c.h>
|
||||
#include <soc/southbridge.h>
|
||||
#include <soc/uart.h>
|
||||
|
|
|
@ -5,7 +5,6 @@
|
|||
|
||||
#include <types.h>
|
||||
|
||||
void set_uart_config(unsigned int idx); /* configure hardware of FCH UART selected by idx */
|
||||
void clear_uart_legacy_config(void); /* disable legacy I/O decode for FCH UART */
|
||||
|
||||
#endif /* AMD_MENDOCINO_UART_H */
|
||||
|
|
|
@ -9,6 +9,7 @@
|
|||
#include <amdblocks/lpc.h>
|
||||
#include <amdblocks/pmlib.h>
|
||||
#include <amdblocks/smbus.h>
|
||||
#include <amdblocks/uart.h>
|
||||
#include <soc/i2c.h>
|
||||
#include <soc/southbridge.h>
|
||||
#include <soc/uart.h>
|
||||
|
|
|
@ -7,7 +7,6 @@
|
|||
|
||||
#include <types.h>
|
||||
|
||||
void set_uart_config(unsigned int idx); /* configure hardware of FCH UART selected by idx */
|
||||
void clear_uart_legacy_config(void); /* disable legacy I/O decode for FCH UART */
|
||||
|
||||
#endif /* AMD_MORGANA_UART_H */
|
||||
|
|
|
@ -8,6 +8,7 @@
|
|||
#include <amdblocks/pmlib.h>
|
||||
#include <amdblocks/smbus.h>
|
||||
#include <amdblocks/spi.h>
|
||||
#include <amdblocks/uart.h>
|
||||
#include <soc/i2c.h>
|
||||
#include <soc/southbridge.h>
|
||||
#include <soc/uart.h>
|
||||
|
|
|
@ -5,7 +5,6 @@
|
|||
|
||||
#include <types.h>
|
||||
|
||||
void set_uart_config(unsigned int idx); /* configure hardware of FCH UART selected by idx */
|
||||
void clear_uart_legacy_config(void); /* disable legacy I/O decode for FCH UART */
|
||||
|
||||
#endif /* AMD_PICASSO_UART_H */
|
||||
|
|
|
@ -8,6 +8,7 @@
|
|||
#include <amdblocks/reset.h>
|
||||
#include <amdblocks/smbus.h>
|
||||
#include <amdblocks/spi.h>
|
||||
#include <amdblocks/uart.h>
|
||||
#include <soc/southbridge.h>
|
||||
#include <types.h>
|
||||
|
||||
|
|
|
@ -183,8 +183,6 @@ void fch_final(void *chip_info);
|
|||
|
||||
void fch_clk_output_48Mhz(u32 osc);
|
||||
|
||||
void set_uart_config(unsigned int idx);
|
||||
|
||||
/*
|
||||
* Call the mainboard to get the USB Over Current Map. The mainboard
|
||||
* returns the map and 0 on Success or -1 on error or no map. There is
|
||||
|
|
|
@ -6,7 +6,6 @@
|
|||
#include <soc/aoac_defs.h>
|
||||
#include <soc/gpio.h>
|
||||
#include <soc/iomap.h>
|
||||
#include <soc/southbridge.h>
|
||||
#include <types.h>
|
||||
|
||||
static const struct soc_uart_ctrlr_info uart_info[] = {
|
||||
|
|
Loading…
Reference in New Issue