GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

southbridge/amd/sb700: Fix drifting system clock 

Change-Id: I1698c9b9b1840d254115821f3c0e76b7211e9056
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: https://review.coreboot.org/12052
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Timothy Pearson 2015-08-28 15:31:31 -05:00 committed by Patrick Georgi
parent 4fcc9f2e54
commit 905507c379
1 changed files with 11 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/southbridge/amd/sb700/early_setup.c
View File

@ -427,10 +427,10 @@ static void sb700_devices_por_init(void)
/* Configure HPET Counter CLK period */ /* Configure HPET Counter CLK period */
byte = pci_read_config8(dev, 0x43); byte = pci_read_config8(dev, 0x43);
byte &= 0xF7; /* unhide HPET regs */ byte &= 0xF7; /* Unhide HPET regs */
pci_write_config8(dev, 0x43, byte); pci_write_config8(dev, 0x43, byte);
pci_write_config32(dev, 0x34, 0x0429B17E ); /* Counter CLK period */ pci_write_config32(dev, 0x34, 0x0429b17e); /* Counter CLK period */
byte |= 0x08; /* hide HPET regs */ byte |= 0x08; /* Hide HPET regs */
pci_write_config8(dev, 0x43, byte); pci_write_config8(dev, 0x43, byte);
/* Features Enable */ /* Features Enable */
@ -661,6 +661,14 @@ static void sb700_pmio_por_init(void)
byte = pmio_read(0xbb); byte = pmio_read(0xbb);
byte |= 0xc0; byte |= 0xc0;
pmio_write(0xbb, byte); pmio_write(0xbb, byte);
#if CONFIG_SOUTHBRIDGE_AMD_SUBTYPE_SP5100
/* Work around system clock drift issues */
byte = pmio_read(0xd4);
byte |= 0x1 << 6; /* Enable alternate 14MHz clock source */
byte |= 0x1 << 7; /* Disable 25MHz oscillator buffer */
pmio_write(0xd4, byte);
#endif
} }
/* /*