mb/google/dedede/var/lantis: Configure IRQ as level triggered for ELAN TS
Follow vendor suggestion to configure IRQs as level triggered to prevent TS lost. BUG=b:171440909 BRANCH=dedede TEST=1. emerge-dedede coreboot chromeos-bootimage 2. power on, suspend DUT to check TS is functional Change-Id: I07a5cd5e2ac9caad9dbcca12e05bda7f08f42dce Signed-off-by: Tony Huang <tony-huang@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50964 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
This commit is contained in:
parent
096426b457
commit
9056fde023
|
@ -141,7 +141,7 @@ chip soc/intel/jasperlake
|
||||||
chip drivers/i2c/generic
|
chip drivers/i2c/generic
|
||||||
register "hid" = ""ELAN0001""
|
register "hid" = ""ELAN0001""
|
||||||
register "desc" = ""ELAN Touchscreen""
|
register "desc" = ""ELAN Touchscreen""
|
||||||
register "irq" = "ACPI_IRQ_EDGE_LOW(GPP_D4_IRQ)"
|
register "irq" = "ACPI_IRQ_LEVEL_LOW(GPP_D4_IRQ)"
|
||||||
register "probed" = "1"
|
register "probed" = "1"
|
||||||
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D5)"
|
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D5)"
|
||||||
register "reset_delay_ms" = "20"
|
register "reset_delay_ms" = "20"
|
||||||
|
|
Loading…
Reference in New Issue