GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/fsp_bd82x6x: Use pci_devfn_t instead of device_t 

Change-Id: I775f5482970905134bb395b03845eb798d88d209
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26973
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Elyes HAOUAS 2018-06-08 16:36:37 +02:00 committed by Nico Huber
parent 1cedc7e40f
commit 91b7cb1b7a
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/southbridge/intel/fsp_bd82x6x/early_smbus.c
View File

@ -69,7 +69,7 @@ static int smbus_wait_until_done(u16 smbus_base)
*/ */
void enable_smbus(void) void enable_smbus(void)
{ {
device_t dev; pci_devfn_t dev;
/* Set the SMBus device statically. */ /* Set the SMBus device statically. */
dev = PCI_DEV(0x0, 0x1f, 0x3); dev = PCI_DEV(0x0, 0x1f, 0x3);

4
src/southbridge/intel/fsp_bd82x6x/early_usb.c
View File

@ -32,8 +32,8 @@
*/ */
void enable_usb_bar(void) void enable_usb_bar(void)
{ {
device_t usb0 = PCH_EHCI1_DEV; pci_devfn_t usb0 = PCH_EHCI1_DEV;
device_t usb1 = PCH_EHCI2_DEV; pci_devfn_t usb1 = PCH_EHCI2_DEV;
u32 cmd; u32 cmd;
/* USB Controller 1 */ /* USB Controller 1 */

2
src/southbridge/intel/fsp_bd82x6x/smihandler.c
View File

@ -242,7 +242,7 @@ static void busmaster_disable_on_bus(int bus)
for (slot = 0; slot < 0x20; slot++) { for (slot = 0; slot < 0x20; slot++) {
for (func = 0; func < 8; func++) { for (func = 0; func < 8; func++) {
u32 reg32; u32 reg32;
device_t dev = PCI_DEV(bus, slot, func); pci_devfn_t dev = PCI_DEV(bus, slot, func);
val = pci_read_config32(dev, PCI_VENDOR_ID); val = pci_read_config32(dev, PCI_VENDOR_ID);