GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/volteer/var/voxel: Add memory configuration 

Update dq/dqs mappings based on voxel schematics.

BUG=b:155062561
BRANCH=none
TEST=FW_NAME=voxel emerge-volteer coreboot chromeos-bootimage

Signed-off-by: Pan Sheng-Liang <sheng-liang.pan@quanta.corp-partner.google.com>
Change-Id: Ida248094a1477fe457026e18f313385082ee71f0
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43794
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Sheng-Liang Pan 2020-07-24 14:23:10 +08:00 committed by Patrick Georgi
parent 9399de9bb7
commit 91f8417786
2 changed files with 62 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/google/volteer/variants/voxel/Makefile.inc
View File

@ -2,4 +2,6 @@
bootblock-y += gpio.c
romstage-y += memory.c
ramstage-y += gpio.c

60
src/mainboard/google/volteer/variants/voxel/memory.c Normal file
View File

@ -0,0 +1,60 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <baseboard/variants.h>
static const struct lpddr4x_cfg voxel_memcfg = {
/* DQ byte map */
.dq_map = {
[0] = {
{ 3, 0, 1, 2, 6, 7, 5, 4, }, /* DDR0_DQ0[7:0] */
{ 12, 15, 14, 13, 8, 9, 10, 11 }, /* DDR0_DQ1[7:0] */
},
[1] = {
{ 12, 15, 13, 14, 10, 8, 11, 9, }, /* DDR1_DQ0[7:0] */
{ 5, 6, 7, 4, 0, 3, 1, 2 }, /* DDR1_DQ1[7:0] */
},
[2] = {
{ 2, 3, 0, 1, 7, 6, 5, 4, }, /* DDR2_DQ0[7:0] */
{ 12, 14, 15, 13, 10, 9, 8, 11 }, /* DDR2_DQ1[7:0] */
},
[3] = {
{ 15, 12, 13, 14, 8, 9, 10, 11, }, /* DDR3_DQ0[7:0] */
{ 7, 6, 4, 5, 2, 0, 3, 1 }, /* DDR3_DQ1[7:0] */
},
[4] = {
{ 6, 5, 4, 7, 0, 3, 2, 1, }, /* DDR4_DQ0[7:0] */
{ 15, 14, 13, 12, 11, 8, 9, 10 }, /* DDR4_DQ1[7:0] */
},
[5] = {
{ 11, 9, 10, 8, 12, 14, 13, 15, }, /* DDR5_DQ0[7:0] */
{ 1, 0, 2, 3, 6, 7, 5, 4 }, /* DDR5_DQ1[7:0] */
},
[6] = {
{ 2, 3, 0, 1, 5, 4, 6, 7, }, /* DDR6_DQ0[7:0] */
{ 13, 14, 15, 12, 11, 10, 8, 9 }, /* DDR6_DQ1[7:0] */
},
[7] = {
{ 14, 13, 15, 12, 9, 8, 10, 11, }, /* DDR7_DQ0[7:0] */
{ 4, 5, 1, 2, 6, 0, 3, 7 }, /* DDR7_DQ1[7:0] */
},
},
/* DQS CPU<>DRAM map */
.dqs_map = {
[0] = { 0, 1 }, /* DDR0_DQS[1:0] */
[1] = { 1, 0 }, /* DDR1_DQS[1:0] */
[2] = { 0, 1 }, /* DDR2_DQS[1:0] */
[3] = { 1, 0 }, /* DDR3_DQS[1:0] */
[4] = { 0, 1 }, /* DDR4_DQS[1:0] */
[5] = { 1, 0 }, /* DDR5_DQS[1:0] */
[6] = { 0, 1 }, /* DDR6_DQS[1:0] */
[7] = { 1, 0 }, /* DDR7_DQS[1:0] */
},
.ect = 1, /* Enable Early Command Training */
};
const struct lpddr4x_cfg *variant_memory_params(void)
{
return &voxel_memcfg;
}