mb/asrock/b85m_pro4: Correct GP01 output level
This allows the CPU fan tach signal to reach the Super I/O. Change-Id: Ibf73d7c7c1951b75ee4e0c731caf951f2c6bfcae Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42402 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
09b9b1673f
commit
934f683078
|
@ -79,7 +79,7 @@ chip northbridge/intel/haswell
|
|||
device pnp 2e.8 off end # WDT
|
||||
device pnp 2e.108 on # GPIO0
|
||||
irq 0xe0 = 0xf9 # + GPIO0 direction
|
||||
irq 0xe1 = 0xfb # + GPIO0 value
|
||||
irq 0xe1 = 0xfd # + GPIO0 value
|
||||
end
|
||||
device pnp 2e.208 off end # GPIOA
|
||||
device pnp 2e.308 off end # GPIO base
|
||||
|
|
Loading…
Reference in New Issue