intel/i82801gx: Store initial timestamp
Upgrade the ICH7 bootblock to store an initial timestamp like we do it since Sandy Brigde. I've checked the datasheets for the used scratchpad registers and grepped for their usage. I'm pretty sure that they aren't used on any ICH7 based board (for anything before the usual S3-resume indication). Change-Id: I28a9b90d3e6f6401a8114ecd240554a5dddc0eb5 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: http://review.coreboot.org/3498 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
parent
414b947851
commit
9359f2de00
|
@ -18,6 +18,18 @@
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#include <arch/io.h>
|
#include <arch/io.h>
|
||||||
|
#include <cpu/x86/tsc.h>
|
||||||
|
|
||||||
|
static void store_initial_timestamp(void)
|
||||||
|
{
|
||||||
|
/* On i945/ICH7 we have two 32bit scratchpad registers available:
|
||||||
|
* D0:F0 0xdc (SKPAD)
|
||||||
|
* D31:F2 0xd0 (SATA SP)
|
||||||
|
*/
|
||||||
|
tsc_t tsc = rdtsc();
|
||||||
|
pci_write_config32(PCI_DEV(0, 0x00, 0), 0xdc, tsc.lo);
|
||||||
|
pci_write_config32(PCI_DEV(0, 0x1f, 2), 0xd0, tsc.hi);
|
||||||
|
}
|
||||||
|
|
||||||
static void enable_spi_prefetch(void)
|
static void enable_spi_prefetch(void)
|
||||||
{
|
{
|
||||||
|
@ -34,6 +46,9 @@ static void enable_spi_prefetch(void)
|
||||||
|
|
||||||
static void bootblock_southbridge_init(void)
|
static void bootblock_southbridge_init(void)
|
||||||
{
|
{
|
||||||
|
#if CONFIG_COLLECT_TIMESTAMPS
|
||||||
|
store_initial_timestamp();
|
||||||
|
#endif
|
||||||
enable_spi_prefetch();
|
enable_spi_prefetch();
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue