google/reef: Enable 20K pull ups for LPC CLKRUN and LAD0:3 lines
The pull up for CLKRUN is required to resolve keyboard slowness and malfunctioning observed on some reef systems. The CLKRUN signal was probed and found to be floating when the pull up was not enabled. Also Added pull ups for the LPC Multiplexed command, address and data lines LAD0:3 because the LPC Interface specification requires them. BUG=chrome-os-partner:55586 BRANCH=none TEST=When a key is pressed, the character is immediately visible on the screen. Also the interrupt count for i8042 increments immediately in /proc/interrupts. Change-Id: I16df1a0301a3994c926a609f61291761219f9e01 Signed-off-by: Shamile Khan <shamile.khan@intel.com> Reviewed-on: https://review.coreboot.org/16426 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
This commit is contained in:
parent
37ddb630dd
commit
93c5470434
|
@ -77,11 +77,11 @@ static const struct pad_config gpio_table[] = {
|
|||
PAD_CFG_NF(LPC_ILB_SERIRQ, UP_20K, DEEP, NF1), /* LPC_SERIRQ */
|
||||
PAD_CFG_NF(LPC_CLKOUT0, NONE, DEEP, NF1), /* LPC_CLKOUT0 */
|
||||
PAD_CFG_GPI(LPC_CLKOUT1, UP_20K, DEEP), /* LPC_CLKOUT1 -- unused */
|
||||
PAD_CFG_NF(LPC_AD0, NATIVE, DEEP, NF1), /* LPC_AD0 */
|
||||
PAD_CFG_NF(LPC_AD1, NATIVE, DEEP, NF1), /* LPC_AD1 */
|
||||
PAD_CFG_NF(LPC_AD2, NATIVE, DEEP, NF1), /* LPC_AD2 */
|
||||
PAD_CFG_NF(LPC_AD3, NATIVE, DEEP, NF1), /* LPC_AD3 */
|
||||
PAD_CFG_NF(LPC_CLKRUNB, NATIVE, DEEP, NF1), /* LPC_CLKRUN_N */
|
||||
PAD_CFG_NF(LPC_AD0, UP_20K, DEEP, NF1), /* LPC_AD0 */
|
||||
PAD_CFG_NF(LPC_AD1, UP_20K, DEEP, NF1), /* LPC_AD1 */
|
||||
PAD_CFG_NF(LPC_AD2, UP_20K, DEEP, NF1), /* LPC_AD2 */
|
||||
PAD_CFG_NF(LPC_AD3, UP_20K, DEEP, NF1), /* LPC_AD3 */
|
||||
PAD_CFG_NF(LPC_CLKRUNB, UP_20K, DEEP, NF1), /* LPC_CLKRUN_N */
|
||||
PAD_CFG_NF(LPC_FRAMEB, NATIVE, DEEP, NF1), /* LPC_FRAME_N */
|
||||
|
||||
/* I2C0 - Audio */
|
||||
|
|
|
@ -47,10 +47,11 @@ static const struct lpc_mmio_range {
|
|||
|
||||
static const struct pad_config lpc_gpios[] = {
|
||||
PAD_CFG_NF(LPC_ILB_SERIRQ, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD0, NATIVE, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD1, NATIVE, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD2, NATIVE, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD3, NATIVE, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_CLKRUNB, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD0, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD1, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD2, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_AD3, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_FRAMEB, NATIVE, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_CLKOUT0, UP_20K, DEEP, NF1),
|
||||
PAD_CFG_NF(LPC_CLKOUT1, UP_20K, DEEP, NF1)
|
||||
|
|
Loading…
Reference in New Issue