soc/amd/phoenix/fch: only init ACPI IO ports in FSP case
Since openSIL configures the APCI IO port addresses, coreboot should not overwrite them. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: If10e5a9f52ab313ad1afebd7f9e722994d48b0a7 Reviewed-on: https://review.coreboot.org/c/coreboot/+/80297 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
5dc83818b8
commit
953d7d979b
|
@ -89,10 +89,12 @@ static void fch_init_acpi_ports(void)
|
|||
* ACPI tables are generated. Enable these ports indiscriminately.
|
||||
*/
|
||||
|
||||
pm_write16(PM_EVT_BLK, ACPI_PM_EVT_BLK);
|
||||
pm_write16(PM1_CNT_BLK, ACPI_PM1_CNT_BLK);
|
||||
pm_write16(PM_TMR_BLK, ACPI_PM_TMR_BLK);
|
||||
pm_write16(PM_GPE0_BLK, ACPI_GPE0_BLK);
|
||||
if (CONFIG(PLATFORM_USES_FSP2_0)) {
|
||||
pm_write16(PM_EVT_BLK, ACPI_PM_EVT_BLK);
|
||||
pm_write16(PM1_CNT_BLK, ACPI_PM1_CNT_BLK);
|
||||
pm_write16(PM_TMR_BLK, ACPI_PM_TMR_BLK);
|
||||
pm_write16(PM_GPE0_BLK, ACPI_GPE0_BLK);
|
||||
}
|
||||
|
||||
if (CONFIG(HAVE_SMI_HANDLER)) {
|
||||
/* APMC - SMI Command Port */
|
||||
|
|
Loading…
Reference in New Issue