cpu/intel/model_6fx: Include Conroe-L microcode
This CPU variant has a different CPUID signature. Change-Id: Ice2c1b86382e5d91d9eda717e6522ed0a9c2229f Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44248 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
363cd1d886
commit
96c25cded4
|
@ -4,4 +4,5 @@ subdirs-y += ../common
|
||||||
ramstage-$(CONFIG_PARALLEL_MP) += ../model_1067x/mp_init.c
|
ramstage-$(CONFIG_PARALLEL_MP) += ../model_1067x/mp_init.c
|
||||||
subdirs-y += ../smm/gen1
|
subdirs-y += ../smm/gen1
|
||||||
|
|
||||||
cpu_microcode_bins += $(wildcard 3rdparty/intel-microcode/intel-ucode/06-0f-*)
|
cpu_microcode_bins += $(wildcard 3rdparty/intel-microcode/intel-ucode/06-0f-*) \
|
||||||
|
3rdparty/intel-microcode/intel-ucode/06-16-01
|
||||||
|
|
Loading…
Reference in New Issue